Alternate Approaches for hiding Memory Latency Thread: Single Stream of Control in the flow [3] I. Multithreading for (i=0; i< M; i+1)for (j=0; j< M; j+1)c[i][j] = dot-product (get-xou(a,i), i)get-col(b,j)); n² dot-product (--) -> Each can be executed independently. Can be assigned to different Compute abstractions (Threads) Main Huread Can spawn no M'-1 threads for each to take one iteration One process, multiple threads - Program Complete Main Knead to wait until all threads have finished What if there were n speedup n Cokes? Mont if there was Speedup?

for (i= 0; i< M; i++) for (j=0; j<N; j+t) c[i][j] = Create-Hrnead (dot-product(get-how(a,i), get_col(b,j))); (Assume only One Core) Thread D , requests for a [o] [o] c[o][o]and b[o][o] (in the oth cycle) (on cone) & Switches Content Thread 1: (on cone) -) requests for a [1][0] c [1][1] and b[0][1] (in the 1st cycle) Fox memory laterey of 100 ns, when will the data anive? After 100 ms, a[0][0] & b[0][0] arrive - Threed O can start Computing Aprel 100 ns + 1 cpu cycle? a[0][1] & b[1][0] arrive - Thread I can stent computing bus width or bus cycle) (not Considering

=> Hdes Memory laterry p	provided,
	Concurrency to keep the
processor busy	O
-> Program explicit	ty specifies it
-) Fast Content Swife	chire of Margads
II. Prefetching	
(iz0; i <n; i++)<="" th=""><th></th></n;>	
clij: alij+ bli	J;
load RI, a[0]	load RI, a[0]
add R1, b[o]	load R2, b[0]
store RI, c[0]	load R3, a[1]
	load R4, b[1]
	•
(Load just before use)	add RI, R2
	Store R1, c[0]
	(Load much ahead of use
-) Even if there is a Cache to arrive by the time it	miss, data is likely
to arrive by the time it	is used.
, Fresh load needed if a	data Hem is overwritter
Fresh load needed if a between load and use (but no worse then the
	Original)

-> Effectively, same as multithreading, in identifying
ro resource or data dependencies
-> Done by Compiler optimigations
Issues in Multithreading & Prefetching
I. I hay CPU, 4-word Cache line, I cycle access to Cache
100 ns latery to DRAM
Assume a Computation:
- CPV regrests 1 word every cycle
- For IKB Cache, Cache Hit Ratio = 25%.
- FOR 32 KB Cache, Cache Hit Ratio = 90%.
Two cases; a) Single Huread, 32 KB Cache
b) 32 threads, 1 KB cache to each
Case a) I wond every cycle and 90% Cache Hit Ratio =) 1 in 10 regrests buts memory
=) 1 in 10 regrests buts memory
(BM) Dn an average, 1 Word in 10 ns from DRAM
=> Memory bandwidth requirement = 400 MB/s
Cese b) I word every cycle and 25%. Cache Hit Ratio
3 in 4 regrests hits memory
Cese b) I word every cycle and 25% Cache Hit Ratio = 3 In 4 requests hits memory = on an average, 3 words in 4 ns from DRAM
=) Memory bandwidth requirement = 36B/s ? 12 myles 4

Bandwidth requirements of multithreaded program may increase bignificantly due to smaller Cache Residency of each Huread. Hend to become bandwidth bound instead of latency bound. Prejetching does not Wossen than the Original, but if needed to fetch again, it means, fetching data item trice, resulting in doubling memory bandvidth regninement. II. Additional hardware needed to effectively utilize multithreading or prejetching. (Need lange Negister files and Cartes)