Sin

Cache Coherence in Multiprocesson Systems

- Issue in Shared Address Space model

- Additional hardwere needed to keep multiple copies of data consistent with each other


- Local Caches + Memory

- Cache Coherence to provide a guarantee of Serializatility -> I some serial order of instruction encurtion corresponding to the Parallel Schedule

- If multiple copies of a variable are loaded, and one of them modifies its copy, either invalidate the other copies or update the other copies


- Invalidate & Update protocols

- INVALIDATE



- Invalidates the data item on first hydate at a remote processor and subsequent updates are not necessary.

- UPDATE



- Whenever a data item is written, all of its lopies are updated

- It a processor reads a data item once and never uses it, Sursequent updates to this item at other processors cause evers overhead


- Both Suffer from False Shaving <

Three-State Postord (Invalidate) State of Copy of a Variable (Caehe line) 7 Shared: Multiple valid Copies of the variable exist Dirty: This copy of the variable holds the Cornect value and must be used to service forme load regnests

-> Invalid. This lopy of the variable is not valid

Time

Instruction at Instruction at Variables and Variables and Variables and Processor 0 Processor 1 their states at their states at their states in Processor 0 Processor 1 Global mem. x = 5, D y = 12, Dread x x = 5, S x = 5, S y = 12, Sread y y = 12, Sx = x + 1x = 5, I x = 6, D y = 12, Iy = 13, Dy = 13, Sy = 13, Sy = 13, Sread y x = 6, S x = 6, S x = 6, S read x x = x + yx = 19, Dx = 6, I x = 6, I y = x + y y = 13, Iy = 19, Dy = 13, Ix = 20, Dx = 6, I x = x + 1y = 20, D | y = 13, Iy = y + 1




Implementation

I. Snoopy Cache Systems

- Based on broadcast interconnection like bus or Tring
- All processors knoop the bus for transactions
- Each processor's cache has a set of tag lists Storing the state of the cache line
- Tags are updated according to the Coherence protocol
- The bus and puts the data out.

If Po detects a write on the snoop handroare to a cache line it has a copy of, it invalidates the Cache line.



7 Easy to implement as it is trus based Performance advantage due to -

- If different Processors operate on different data, and cached as dirty, all subsequent operations can be performed locally without generating any traffic.


- If a data item is read by multiple processors, and if it moves to the Shared state, then all subsequent reads are local.

Bothereek due to -

- If multiple processors head and update the same data item, they generate wherence functions across the processors.

Shared bus has finite transmitter and hence, only a constant number of such Coherence functions can be executed in a time unit.

- To improve performance,
 Why should all processors snoop all transactions?
 Broadcasting all memory operations to all
 processors is not a scalare solution.
 - Propagate otherence operations only to those processors that need to participate
- => Track copies of data items & States on meessons
- II. Directory based Systems
 - I blobal Memory is augmented with a directory that maintains a litmap representing memory blocks and the processors at Which they are Cached (presence lits)
 - -> State of the block (Shared, Invalid on Dinty)
 is also maintained in the directory
 - memory block participate in state transitions due to Coherence operations



e.g: Let X be Dirty => Memory block state is D.


If Po & P1 read X => Memory block state is S
and Presence bits of Po4P1 is 1 of Po writes to X => Memory block state is D Presence bit of Po is 1 & n n P₁ is O All Subsequent reads of X at Po are local. If Pr reads x, directory notices D' state, uses presence lits (Po is 1), directs the Request to Po. Po updates block in memory and sends it to P2 State of memory block changes to "S" and presence lits of Po A P2 are set to 1.

=> Botten than Snoopy, as processors that cache a memory block participale in Cohenence operations and not all

- => But Causes contention in the directory as all loberence operations update state in the directory that Can berrice only a bounded number of head/write operations in a time unit
- Memory hequinement grows as O (mp),
 where m is the number of memory blocks
 Larger memory blocks -> lesser memory in directory
 but leads to False Sharing
- of maintaining Coherence aeross multiple processons.

11. Distributed Directory Systems

- => Assume a physical/logical partitioning of memory blocks across processors
- => Each processor to own a set of blocks and maintain Coherence of its Mocks
- => Every memory block owner can be computed early and hence knowledge of owner is known to all processors implicitly



- Hohen a Processon heads a block for the first time, it heaprests the owner for the block of the block of the block and presence bits locally available and presence bits locally available
- I when a processor writes to a memory block, it propagates an Invalidate to the owner, which in turn forwards the invalidate to all processors that have a cached copy of the block
 - ... Contention alleviated
- => Can permit O(p) Simultaneons Coherence operations ... More Scalable than Snoopy or Controlized Directory Systems.