Sai

_	MEMORM SYSTEM PERFORMANCE - CACHING
Cache	: Collection of memory locations
what?	Resides On-Core, On-Chip High speed accent (Vs RAM)
	7 Cannot be large trige (Vs RAM)
	CORE LI BUS R M
	Instruction Cache & Data Cache
why?	> Principle of Locality 101 > Sequential Execution 102
	Branch Instructions?
0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jenative data access 999 floot an [1000], Sum = 0.0f; int i = 0; l'arr values are Computed here
Contragu	ons Memory for (i=0; i<1000; i++) locations Sum += anpi7;

of a nearby location is followed by an access of a nearby location => Spatial locality, in the nearby future => Temporal locality
How?
One Cache line = Multiple Memory blocks (e.g. 8 to 16)
Let Caehe line = 8 blocks
=> One cache line = 32 bytes
For Single level Cache,
When arr[0] is accessed by check if available in Cache
HIT
(Proceed) \rightarrow Fetch <u>Cache line</u> Containing darn [0] from memory into
Textend the idea Cache Cache Execution Stalls But what about the next access?

Issues	in Cach	e Design	
エ)	Workes		inconsistency.
		Wa	rite-Write- through back
IL >	CACHE		Memory blocks to Cache line mapping
2 1 per { 3		the line = 1	Memory block Direct Mapping: CL: MB%.4 New line placed at CL
7 of 1	my Set Ass NS = No	ociative Mapping of CL/n B./. NS (NO. 9 Sels)	: Fully Associative Mapping New line can be placed at any location in Cache
		Caehe	Leplacement ategy LFU,)

I. Processor operating at 1648 DRAM laterry 100 ns No. of FMA unils = 2 FMA Operation Completion = 1 cycle Peak performance = 4 GELOPS Cache Singe = 1 KB Cache line size = 16 bytes Cache Laterey = 1 ns

Data hus speed = 100 MHz (clock = 10 ns)

Data hus width = 1 word (4 Bytes) CPU REQ 1 CACHE MISS RAM CL1 > CACHE

HIT | REQ 1 floet a [96], b [96], and = 0.0f; int i = 0; // a & brane set here for (i = 0; i < 96; i++) ans = ans + api] * b[i]; How many FLOPS can this program achieve? or what is the peak speed of this algorithm?

CPU accesses a [0] -> HIT on MISS? fetches a[o], .., a[3] 10 ms < + 10 m × 3 = 130 ms from RAM to CACHE CPU accesses b[0], ..., b[3] \Rightarrow 130 ns NO CACHE MISS till a [4] on b [4] 2 FMA units: 2 cycles to Complete Computation = 2 ns (cache accers time generally ignored) Esame pattern Continues for 4, ..., 7; ...; 92, ..., 95 - 24 times] Peak Computation Rate of the algorithm = $\frac{24 \times 8}{24 \times 262} = \frac{8}{262}$ 1. Of Peak CPU Nating = $\frac{30.53 \times 10^6}{4 \times 10^7} \times 100$ = $\frac{30.53 \times 10^6}{4 \times 10^7}$ z 0.76 % (better than 0.25%) Processor Speed = GHz (+2 FMA in 1 cycle) DRAM Laterey = 100 ns Cache Size = 32 KB Mountin: Cache Loreney = 1 ns

Cache Line Size = 1 word

Bus width = 1 word

Multiply 2 matrices A & B, each 32 x 32 (float)
Let C = AB. Will A, BACfit in Cache?
A: 32 × 32 = 212 Bytes = 4 KB
Similarly for B&C. All can fit if there is ideal cashe replacement (No overwriting)
(No overwarting)
What is the Peak Computation Rate of the algorithm
1 word (or float) fetched in 100 ns
1 word (or float) fetched in 100 ns Posse compute: C[i][j]: C[i][j]+A[i][k]*B[k][j];
(FMA)
et us look into calculation of c[0][0]:
A[0][0]: 100 ns, B[0][0]: 100 ns
After 200 ns, 1 FMA can be completed.
A[0][1]: 100 m, B[1][0]: 100 ns
After 400 ns, 2 EMA can be completed.
A[0][31]: 100 m, B[31][0]: 100 m
After 6400 ns, 32 FMA can be completed.

Should we Consider the Same pattern or not?

Let us book into Calculation of C[0][1]: Already of son of A is in cache! The strent of the confidence of the contraction of Similarly for each c[0][i], for je 0 to 31 In general, fetch or now of A: 3200 ns fetch of G 3: 3200 ns fetch 31st col of B: 3200 ns Total = 3200 + 3200 x 32 After that time, we have oth 2 on of c with 32×32 FMA operations. Does the pattern change for calculating 1st now JC? Fetch 1 son g A: 3200 ns All als of B are already available in Cachel =) After 3200 ns, 1st now y c can be computed with 32 x 32 FMA operations. =) In general, for it now of C, i < 1 to 31, can each be calculated after 3200 ns each. : Overall time = 3200 + 3200 × 32 + 3200 × 31 $32 \times 32 \times 100$ = 3200×64 = 204800 ns

Total Computations = 32 FMA x (32 x 32) = 32³ FMA = 32³ × 2 FLOPs Time taken for computation = $32^3 \times 2 \times 1 \text{ ns} = 16384 \text{ ns}$ 4 (2 FMA per cycle): Fetch Time + Compute time = 22/184 ns (cache access time ignored) : Peak Computation Tate of the algorithm = $\frac{32^3 \times 2}{221184 \times 10^{-9}} = 296.3 \text{ MFLOPS}$ -/. of Peak performance = $\frac{296.3 \times 10^6}{4 \times 10^9} \times 100 = 7.4 \%$ How would this change if Caehe line Size = 16 bytes ? Another way to calculate: Cache HIT Ratio I. 1 DRAM acress for every 4 Words: CHR: 3/4 =) Average Memory Access time = $\frac{3}{4} \times \frac{1}{(ns)} + \frac{1}{4} \times 100 = 25.75 \text{ rs/word}$ Dot product: 8 FLOPs after fetching 8 words => Average Computation per word = $\frac{8}{8}$ = 1 FLOPs/word => Average Computation Rate = 1 FLDPs/word = 38.83 FLORS 25.75 ns/word

II. 1 DRAM access for every word: CHR = $\frac{0}{1}$ = 0 Average Memory access time = $0 \times 1 + 1 \times 100$ (ns) = 100 ns/wordMatrin Multiply: 2 n3 FLOPs after fetching 2 n2 words Average Computation perword = n FLOPs/word = 32 FLOPs/word : Average Computation Rate = 32 = 320 MFLOPS =) Comparing dot product Vo Matrix Multiply, 0.76% Vs 7.4%. (16 byte Caehe line) (even with 4 byte Caehe line) What is increasing an algorithm's Peak Computation Rate? Data Re-use?