# Shri Mata Vaishno Devi University, Katra School of Electronics & Communication Engineering

B. Tech. (CS&E) /B.Tech.(ECE)/B.Tech.(EE)-4<sup>th</sup> Semester Minor-I (Even Semester) 2022-23

Date: 20/02/2023

Course Title: Microprocessor & Interfacing

Entry No.

Course Code: ECL 2060

Time Allowed: 1 1/2 Hours Attempt All Questions. ii. Make Assumptions as needed Max Marks: [20]

		MOV M, C		ADD M			
		SUI 01H	SUB B	MOV M,A	ADI FFH		
		MVI C, 5AH	MVI B, F9H	LXI H, FFFFH	H00 INS	ا مخترشت بدانی	
		d) LXI H, 2020H	c) MVI A, 29H	b) MVI A, OAH	a) MVI A, OAH		
			Marks)	(4 x 1 Marks = 4 Marks)	these instructions:	1	
	CO1	Indicate the status of all the flags & contents of Accumulator after completion of execution of	ents of Accumulator afte	f all the flags & conte	Indicate the status of	, Q	2.4
			location 6104H (Lower byte) & 6105H (Upper byte). (3 Marks)	er byte) & 6105H (Up	location 6104H (Low		
		is stored at 6102H (Lower byte) & 6103H (Upper byte). The 16-bit sum is to be stored at memory	Upper byte). The 16-bits	wer byte) & 6103H (L	is stored at 6102H (Lo		
		First number is stored at 6100H (Lower byte) & 6101H (Upper byte) while the second number	yte) & 6101H (Upper by	d at 6100H (Lower by	First number is store	(	
	CO1	Write a program in 8085 assembly language to perform the addition of two 16-bit numbers.	age to perform the add	3085 assembly langua	Write a program in 8	(Q.	
			-	cs)	for the same. (3 Marks)		-
		e diagram showing the circuit	arriving at the design of the address decoding logic and draw the diagram showing the	of the address deco	arriving at the design		-
		and all subsequent addresses of the memory ICs in sequence. Show complete process for	mory ICs in sequence.	ddresses of the me	and all subsequent a	•	-
2	C02	address of ROM from 0000H	Interface one 8K ROM IC & two 2K RAM ICs with 8085 with starting address of ROM from	I IC & two 2K RAM ICs	Interface one 8K RON	04.	
			1	(	C	`	-
2	CO2	Draw the Timing diagram showing the fetch and execution of 8085 instruction LXI. (3 Marks)	ch and execution of 808	ram showing the feto	Draw the Timing diag	03	
-			0	b) ALE c) READY	a) 10/M b) ALI	į	
2	C02	essor: (1 Marks x 3=3 Marks)	What is the importance of the following signals of 8085 microprocessor: (1 Marks x 3=3)	e of the following sig	What is the important		T
				ADD M	ઝ		
			MVI A, OFH 垓	MVI A,	MOV, M, A		
	-		, 7FH	MVI M, 7FH	LXI H, 2002H		
			020H	ь) LXI H, 2020H	a) LDA 2000H		
					2=4 Marks)		
· C	203	number of T-states and the time required for execution of the following programs: (2 Marks x	for execution of the fol	d the time required	number of T-states an		1
,	}	Assuming that a crystal of 4MHz is connected to the 8085 micro-processor, calculate the	nected to the 8085 m	tal of 4MHz is conr	Assuming that a crys	01. 2	C
			Artempt on Cacadian	רפוויףר צוו למכזנים	-		

#### School of Electronics & Communication Engineering B. Tech. (CS&E) /B.Tech.(ECE)/B.Tech.(EE)-4<sup>th</sup> Semester Shri Mata Vaishno Devi University, Katra

Minor-II (Even Semester) 2022-23

Course Title: Microprocessor & Interfacing Course Code: ECL 2060

Entry No.

Max Marks: [20]

Date: 29/03/2023

	Max Marks: [20] Time Allowed: 1 ½ Hours i. Attempt All Questions. ii. Make Assumptions as needed	20]	
Se J	Assuming that a crystal of 6MHz is connected to the 8085 micro-processor, indicate the status of Register A, HL, SP and BC and the flags after the execution of the following programs. Also calculate the time for execution of each program: (2 Marks x 2=4 Marks)		CO3
	a) MVI A, ACH b) LXI SP, 27FFH LXI H, 2002H MVI A, 7FH		
	Again: DCR A DCR A PUSH PSW		
	gain		
	XRA A POP BC	-	3
, b	<ul> <li>a) What is the difference between a sub-routine and an Interrupt Service Routine for a hardware interrupt? (1 Marks)</li> </ul>		70.7
	b) What are the steps taken by the microprocessor in response to PUSH Instruction. (1 Marks)		
	c) What are the steps taken by the microprocessor when proper triggering signal is received on TRAP interrupt pin of the microprocessor? (1 Marks)	9	
8	3. Draw the Timing diagram showing the fetch and execution of 8085 instruction RET. (3 Marks)		8
(8		-	8
C&			6
	number is greater than 31H then it is replaced by 99H and if the number is less than 31H then it is replaced by 11H. (3 Marks)	placed	
, Se		ns the	8
	Now write a program which reads the packed BCD number from memory location 2000H and stores the	es the	
- Indiana			

## Shri Mata Vaishno Devi University, Katra

B. Tech. (E&CE/CS&E/EE)-4th Semester Major (Even Semester) 2022-23 School of Electronics & Communication Engineering

27	
FC L	
1 BE	
CX	
Š.	
ntry	
LL.	

Date: 08/05/2023

Course Title: Microprocessor & Interface ECL 2060

Attempt All Questions. ii. Make Assumptions as needed. iii. Assume a crystal of 6MHz Max Marks: [50] Time Allowed: 3 Hours

	٧	Answer the following in brief: $(2 + +2 + 4 \times 1 = 8 \text{ Marks})$	(
		(a) Calculate the delay generated because of the following code snippet: (2 Marks)	S S
		LXI B, 2002H	
	-	Again: DCR C	,
		INRB	
		-	C02
		(b) What is DMA? How is it useful with a microprocessor? (2 widing)	C01
		Write the structure of the KIIVI Instruction of add A Processor.	C03
		(d) What is the INTO interrupt in soos in processor and a multiply twobit numbers to get abit	(
		product.	C02
		(A) Calculate the 20-bit address if the content of DS=2100H and SI=1343H. Show why this architecture	C02
	2	Explain the architecture of the 32-bit Coldriffe V2 Cold With a diagram of 2007.	
		Supports laster leter and assembly language to divide a 16-bit number by an 8-bit number and find	C01
	-	the quotient and remainder. (4 Marks)	1,00
	33.	Write a Delay subroutine in 8085 assembly language which generates a delay of 220 µs if the data at	707
		and the same	(101)
		TION FOUND	603
		Assume that this instruction is stored starting from memory location bows of the 2 VB BAN ICe with	700
	74.	Design and draw a circuit diagram showing the interface of two SKB NOIMS, or two 2 has returned by David chart	700
		8085 µ-processor with starting address of ROIM at U000H While the address of KAIMS SHOULD start	
			000
		Write about the addressing modes of instructions in 8086 µ-processor with an example. Identify the	3
	Charles of the Control of the Contro	2	200
	92	What is the advantage of memory segmentation as implemented in coop a processor. It is not to the door the memory read cycle	8
		-	202
. 5			
Sca		register so that all ports work as output ports and both groups function in Mode 0. (3+1=4 Marks)	
nne	06.	sor & the 8086 µ-processor when they	004
ed		receive an external interrupt signal on the INTR Jun. (a mains)  X. Mrita a contraction book for good contracted on which account two X-bit numbers in M.S. I and returns	
wit		their 16-bit product in registers B & C. Write another program to perform the multiplication of two	3
h C		bytes stored at memory location 4000H and 4001H and store the 16-bit product at 4002H (LSB) and	
KE		4003H (MSB) by calling the PROD subroutine. (5 Marks)	
ΞN			

### School of Electronics & Communication Engineering B. Tech. (E&CE & EE -Backlog)-4th Semester Major (Even Semester) 2024-25 Shri Mata Vaishno Devi University, Katra

Entry No.

Date: 24/07/2025 Course Title: Microprocessor & Interface ECL 2060/ECL DC206

Time Allowed: 3 Hours

ed: 3 Hours i. Make Assumptions as needed. ii. Assume a crystal of 4MHz

3	(a) If the value is the region of the region	
0	then what is the physical 20-bit address? Show how this is calculated? (2 Marks)	504
<u>(a)</u>	What is MAX mode of 8086 microprocessor? Name any two signals which are used in MAX mode? (2 Marks)	C02
000	<ul> <li>(c) Draw the structure of Control register of 8255 and explain its bits? (2 Marks)</li> <li>(d) Can interrupts be implemented in 8085 microprocessor without stack? (1 Mark)</li> <li>(e) If the address of Port C of 8255 is 92H then what's the address of Port A and Control Positions (2 Marks)</li> </ul>	CO2 CO3 CO2
a)	Write a program in 8085 assembly language locations 2000H & 2001H and 2002H & 2003 (Assume answer will be of 16 bit only). Caprogram (3 Marks)	603
	Write a program in 8086 assembly language to add two 8-bit numbers stored at memory locations 5000H & 5001H and store the 16-bit sum at 5002H and 5003H. Assume the value of DS=2100H. (3 Marks)	03
	<ul> <li>b) Write program in 8085 assembly language to copy even numbers stored between memory location 2000H to 2010H to memory locations starting from 2020H onwards. (3 Marks)</li> <li>OR</li> </ul>	001
	What will be the contents in the Accumulator such that on execution of SIM instruction RST 5.5 and RST 6.5 are masked while RST 7.5 is not masked.? Show properly with reference to SIM instruction (3 Marks)	01
63.	c) With neat sketch, explain the interrupt architecture of 8085 microprocessor. (3 Marks)  a) With the help of a diagram show how an instruction queue is implemented in the 8086 microprocessor? What is its advantage? Does 8085 have an equivalent mechanism? (2+2=4	CO2 CO4
	Marks)  OR  What is the use of a) BHE signal and b) MN/MX signal in the 8086 microprocessor? Are there equivalent signals in 8085 microprocessor? (4 Marks)	CO4
	b) Why is there a need for memory segmentation in the 8086 µ-processor? (2 Marks) c) With help of a diagram show how Even & Odd memory addresses are accesses from the Even and Odd memory banks of the 8086microprocessor? How many memory read cycles will be required for accessing 2 bytes of data if the start address is from the Even bank e.g.	C02 C02
04	a) Show the interface of two 8K ROM and two RAM of 2K each, with the address of first ROM starting from 0000H and all other addresses in continuation. Show complete design	01
	process. (4 Marks)  b) Draw a properly labeled Timing diagram for the fetch & execute cycle for the instruction b) Draw a properly labeled Timing diagram for the fetch & execute cycle for the instruction itself is stored starting from memory MOV A, M OR ADD M. Assume that this instruction itself is stored starting from memory	C02
	location 0000H. (4 Marks)  c) Draw a circuit diagram showing the interface of one common anode 7 segment LED display  with port A of the 8255. (1 Marks)	C02

For the above circuit write code in assembly language to display the number 9 on the display. Assume that the address of Port A is 90H, Port B is 91H, Port C is 92H and Control Register is 93H. (3 Marks)

CO1

#### **Course Outcomes**

CO	Course Outcome
CO1	The student will be able to analyze, specify, design, write and test assembly language programs for
To the second se	8085 microprocessor and basic programs to run on 8086 microprocessor-based systems.
CO2	The student will be able to understand the various aspects of the internal architecture of the 8085
	microprocessor and will be able to design hardware circuits to interface the 8085 microprocessor to
	various ICs like RAM, ROM, 8255 etc.
CO3	The student will be able to calculate the worst-case execution time of programs or parts of programs,
T	and to design and build, or to modify, software to maximize its run-time memory or execution-time
	behavior.
CO	The student will be able to compare the architecture design for 8085, 8086 & Coldfire 32-bit
The second second	microprocessor