Relatório - Trabalho 5 Organização e Arquitetura de Computadores - Turma C

Gabriel Vieira de Arimatéa, 15/0126956

¹CIC – Universidade de Brasília (UnB)

vieira.arimatea@gmail.com

1. Descrição do problema

O trabalho consite em projetar, simular e sintetizar um banco de registradores similar ao utilizado no MIPS.

2. Descrição sucinta do trabalho

O banco deveria possuir 32 registradores de 32 bits. Na borda de subida do clock, todas as entradas eram verificadas para saber o que se desejava. As portas de entrada são:

- wren: habilitação de escrita;
- clk: relógio do circuito;
- rst: sinal de reset, zera o conteúdo de todos os registradores do banco;
- radd1: endereço do registrador a ser lido em r1;
- radd2: endereço do registrador a ser lido em r2;
- wdata: valor a ser escrito;
- wadd: endereço do registrador a ser escrito o conteúdo de wdata.

As portas de saída são:

- r1: porta de saída para leitura do registrador endereçado por radd1;
- r2: porta de saída para leitura do registrador endereçado por radd2.

3. Códigos e resultados

3.1. Código do Banco de Registradores

```
1
     library ieee;
     use ieee.std_logic_1164.all;
 2
     use ieee.numeric_std.all;
 4
 5
     entity bregMIPS is
       generic (WSIZE : natural := 32);
 6
        port (
 7
 8
              clk, wren, rst
                                    : in std logic;
              raddl, radd2, wadd : in std_logic_vector (4 downto 0);
Q
                                    : in std logic vector (WSIZE-1 downto 0);
10
                                     : out std_logic_vector(WSIZE-1 downto 0));
11
              r1, r2
12
     end bregMIPS;
13
     architecture Behavior of bregMIPS is
14
15
        type reg is array (WSIZE-1 downto 0) of std logic vector (WSIZE-1 downto 0);
        signal reg_mem: reg := (
16
              x"00000000", -- $ra
x"00000000", -- $fp
17
18
19
              x"7fffeffc", -- $sp
                                           Valor inicial no registrador de acordo com o MARS
              x"10008000", -- $gp
20
                                           Valor inicial no registrador de acordo com o MARS
              x"00000000", -- $k1
21
22
              x"00000000", -- $k0
              x"00000000", -- $t9
23
24
              x"00000000", -- $t8
              x"00000000", -- $s7
25
              x"00000000", -- $s6
26
27
              x"00000000", -- $s5
              x"00000000", -- $s4
28
29
              x"00000000", -- $s3
              x"00000000", -- $s2
30
              x"00000000", -- $s1
31
              x"00000000", -- $s0
32
33
              x"00000000", -- $t7
              x"00000000", -- $t6
34
35
              x"00000000", -- $t5
              x"00000000", -- $t4
36
              x"00000000", -- $t3
37
38
              x"00000000", -- $t2
39
              x"00000000", -- $t1
              x"00000000", -- $t0
40
              x"00000000", -- $a3
41
              x"00000000", -- $a2
42
43
              x"00000000", -- $a1
              x"00000000", -- $a0
44
              x"00000000", -- $v1
45
              x"00000000", -- $v0
x"00000000", -- $at
x"000000000" -- $zero
46
47
48
49
         );
50
51
52
        begin
53
        rl <= reg mem(to integer(unsigned(raddl)));
54
        r2 <= reg_mem(to_integer(unsigned(radd2)));</pre>
55
56
        breg_mips: process(clk)
57
           begin
58
59
           if(rising_edge(clk)) then
              if(rst = '1') then
60
                  reg_mem <= (
61
62
                    x"000000000", -- $ra
63
                    x"00000000", -- $fp
                    x"7fffeffc", -- $sp
64
65
                    x"10008000", -- $gp
                    x"00000000", -- $k1
66
```

```
x"00000000", -- $k0
x"00000000", -- $t9
x"00000000", -- $t8
 67
 68
 69
                          x"00000000", -- $s7
x"00000000", -- $s6
 70
 71
                          x"00000000", -- $s5
 72
                          x"00000000", -- $s4
 73
                          x"00000000", -- $s3
x"00000000", -- $s2
 74
 75
                          x"00000000", -- $s1
 76
                          x"00000000", -- $s0
x"00000000", -- $t7
x"00000000", -- $t6
 77
 78
 79
                          x"00000000", -- $t5
 80
                          x"00000000", -- $t4
x"00000000", -- $t3
 81
 82
                          x"00000000", -- $t2
 83
                          x"00000000", -- $t1
 84
                          x"00000000", -- $t0
x"00000000", -- $a3
 85
 86
                          x"00000000", -- $a2
 87
 88
                          x"00000000", -- $a1
                           x"00000000", -- $a0
 89
                          x"00000000", -- $v1
 90
                          x"00000000", -- $v0
x"00000000", -- $at
x"00000000" -- $zero
 91
 92
 93
 94
                      );
 95
                   end if;
                   if ((wren = '1') and (to_integer(unsigned(wadd)) /= 0)) then
 96
 97
                      reg_mem(to_integer(unsigned(wadd))) <= wdata;
 98
                   end if;
 99
               end if;
100
               end process;
101
102
      end Behavior;
```

3.2. Código do Test Bench

```
-- Copyright (C) 1991-2013 Altera Corporation
     -- Your use of Altera Corporation's design tools, logic functions
     -- and other software and tools, and its AMPP partner logic
     -- functions, and any output files from any of the foregoing
 5
     -- (including device programming or simulation files), and any
     -- associated documentation or information are expressly subject
     -- to the terms and conditions of the Altera Program License
 8
     -- Subscription Agreement, Altera MegaCore Function License
     -- Agreement, or other applicable license agreement, including,
     -- without limitation, that your use is for the sole purpose of
10
     -- programming logic devices manufactured by Altera and sold by
     -- Altera or its authorized distributors. Please refer to the
12
13
     -- applicable agreement for further details.
14
15
16
     -- This file contains a Vhdl test bench template that is freely editable to
     -- suit user's needs .Comments are provided in each section to help the user
17
18
     -- fill out necessary details.
19
20
     -- Generated on "10/17/2018 20:21:43"
21
     -- Vhdl Test Bench template for design : bregMIPS
22
23
     -- Simulation tool : ModelSim-Altera (VHDL)
24
25
26
27
    LIBRARY ieee;
28
    USE ieee.std_logic_1164.all;
29
    use ieee.numeric_std.all;
30
    ENTITY bregMIPS_vhd_tst IS
31
    END bregMIPS vhd tst;
    ARCHITECTURE bregMIPS_arch OF bregMIPS_vhd_tst IS
33
34
     -- constants
     -- signals
```

```
36
     SIGNAL clk : STD LOGIC;
     SIGNAL r1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
37
     SIGNAL r2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
38
39
     SIGNAL radd1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
     SIGNAL radd2 : STD_LOGIC_VECTOR (4 DOWNTO 0);
40
41
     SIGNAL rst : STD_LOGIC;
     SIGNAL wadd : STD_LOGIC_VECTOR (4 DOWNTO 0);
SIGNAL wdata : STD_LOGIC_VECTOR (31 DOWNTO 0);
42
43
44
     SIGNAL wren : STD LOGIC;
45
     COMPONENT bregMIPS
46
        PORT (
47
        clk : IN STD LOGIC;
        r1 : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
r2 : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
48
49
        radd1 : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
50
51
        radd2 : IN STD LOGIC VECTOR (4 DOWNTO 0);
52
        rst : IN STD LOGIC;
         wadd : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
53
        wdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
54
55
        wren : IN STD_LOGIC
56
        );
57
     END COMPONENT;
58
     BEGIN
59
        il : bregMIPS
60
        PORT MAP (
61
     -- list connections between master ports and signals
62
       clk => clk,
63
        r1 => r1,
        r2 => r2,
64
65
        raddl => raddl,
66
        radd2 => radd2,
         rst => rst,
 68
         wadd => wadd,
 69
         wdata => wdata,
 70
         wren => wren
 71
          );
 72
     init : PROCESS
      -- variable declarations
 73
 74
      BEGIN
 75
               -- code that executes only once
 76
 77
             -- TESTE 1 --
 78
 79
               -- Preenchenco os registros com valores para serem lidos:
 80
               wren <= '1';
 81
 82
 83
               for i in 1 to 27 loop
                   clk <= '0';
 84
 85
                    wait for 2 ns;
 86
                   wadd <= std logic vector (to unsigned (i, 5));</pre>
 87
                    wdata <= std_logic_vector(to_unsigned(i, 32));</pre>
 88
                    clk <= '1';
                   wait for 2 ns;
 89
 90
                end loop;
 91
 92
                -- Pula registradores $gp e $sp
 93
 94
                for i in 30 to 31 loop
 95
                    clk <= '0';
                    wait for 2 ns;
 96
 97
                    wadd <= std_logic_vector (to_unsigned(i, 5));</pre>
 98
                   wdata <= std_logic_vector(to_unsigned(i, 32));</pre>
                    clk <= '1';
99
100
                   wait for 2 ns;
101
                end loop;
102
                -- Lendo R1
103
```

```
104
               wren <= '0';
105
106
107
               for i in 1 to 10 loop
108
                  clk <= '0';
109
                  wait for 2 ns;
110
                  raddl <= std_logic_vector(to_unsigned(i, 5));</pre>
111
                  clk <= '1';
112
                  wait for 2 ns;
               end loop;
radd1 <= "000000";</pre>
113
114
115
116
               -- Lendo R2
117
118
               for i in 11 to 20 loop
                 clk <= '0';
119
                  wait for 2 ns;
120
                  radd2 <= std_logic_vector(to_unsigned(i, 5));</pre>
121
                  clk <= '1';
122
123
                  wait for 2 ns;
               end loop;
124
125
               -- Lendo R1 e R2 simultaneamente
126
127
128
               for i in 21 to 31 loop
                  clk <= '0';
129
130
                  wait for 2 ns;
                  raddl <= std_logic_vector(to_unsigned(i, 5));</pre>
131
132
                  radd2 <= std_logic_vector(to_unsigned(i, 5));</pre>
```

```
133
                clk <= '1';
134
                wait for 2 ns;
135
              end loop;
136
           -- TESTE 2 --
137
138
              -- Verificando se há alguma alteração em $zero
139
140
141
              wren <= '1';
142
             clk <= '0';
143
              wait for 2 ns;
144
145
             wdata <= x"12345678";
146
147
             wadd <= "00000";
148
              clk <= '1';
149
150
              wait for 2 ns;
151
152
              wren <= '0';
153
154
              clk <= '0';
155
              wait for 2 ns;
156
157
            radd1 <= "00000";
             radd2 <= "00000";
158
159
             clk <= '1';
160
161
             wait for 2 ns;
162
163
           -- TESTE 3 --
164
165
166
              -- Restaurando os valores iniciais dos registradores
167
168
             rst <= '1';
```

```
clk <= '0';
170
171
              wait for 2 ns;
              clk <= '1';
172
173
              wait for 2 ns;
174
175
              -- Apresentando valores iniciais
176
              for i in 0 to 31 loop
177
178
                 clk <= '0';
179
                 wait for 2 ns;
180
                 radd1 <= std_logic_vector(to_unsigned(i, 5));</pre>
                 clk <= '1';
181
                 wait for 2 ns;
182
183
               end loop;
184
185
           -- TESTE 4 --
186
187
               -- Escrita e leitura no mesmo ciclo, do mesmo registrador
188
189
              wren <= '1';
190
              clk <= '0';
191
192
              wait for 2 ns;
193
              wdata <= x"0000000A";
194
195
              wadd <= "00001";
196
197
              radd1 <= "00001";
              radd2 <= "00001";
198
```

```
199
200
              clk <= '1';
              wait for 2 ns;
201
202
203
               -- Colocado mais um ciclo
204
              clk <= '0';
205
               wait for 2 ns;
206
207
              clk <= '1';
208
               wait for 2 ns;
209
210 WAIT;
211 END PROCESS init;
    always : PROCESS
-- optional sensitivity list
212
213
214
     -- (
     -- variable declarations
215
216
     BEGIN
217
              -- code executes for every event on sensitivity list
218
    WAIT;
     END PROCESS always;
219
     END bregMIPS_arch;
220
221
```

3.3. Resultado simulação (ModelSim)



Figura 1. Resultado final total




Figura 2. Primeira parte do Teste 1




Figura 3. Segunda parte do Teste 1




Figura 4. Terceira parte do Teste 1




Figura 5. Quarta parte do Teste 1




Figura 6. Quinta parte do Teste 1 e Teste 2




Figura 7. Primeira parte do Teste 3




Figura 8. Segunda parte do Teste 3



Figura 9. Terceira parte do Teste 3 e Teste 4

4. Conclusão

Como verificado, o registrador 0 (\$zero) não pode ser auterado quando se escreve no mesmo.

Quando há a leitura e a escrita no mesmo registro e no mesmo período de clock, a saída recebe o valor atual do registrador.