

Relatório - Trabalho 5

Organização e Arquitetura de Computadores - Turma C

Gabriel Vieira de Arimatéa, 15/0126956

¹CIC – Universidade de Brasília (UnB)

vieira.arimatea@gmail.com

1. Descrição do problema

O trabalho consiste em projetar, simular e sintetizar um banco de registradores similar ao utilizado no MIPS.

2. Descrição sucinta do trabalho

O banco deveria possuir 32 registradores de 32 bits. Na borda de subida do clock, todas as entradas eram verificadas para saber o que se desejava. As portas de entrada são:

- **wren**: habilitação de escrita;
- **clk**: relógio do circuito;
- **rst**: sinal de reset, zera o conteúdo de todos os registradores do banco;
- **radd1**: endereço do registrador a ser lido em r1;
- **radd2**: endereço do registrador a ser lido em r2;
- **wdata**: valor a ser escrito;
- **wadd**: endereço do registrador a ser escrito o conteúdo de wdata.

As portas de saída são:

- **r1**: porta de saída para leitura do registrador endereçado por radd1;
- **r2**: porta de saída para leitura do registrador endereçado por radd2.

3. Códigos e resultados

3.1. Código do Banco de Registradores

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity bregMIPS is
6      generic (WSIZE : natural := 32);
7      port (
8          clk, wren, rst      : in std_logic;
9          radd1, radd2, wadd   : in std_logic_vector(4 downto 0);
10         wdata                : in std_logic_vector(WSIZE-1 downto 0);
11         r1, r2               : out std_logic_vector(WSIZE-1 downto 0));
12 end bregMIPS;
13
14 architecture Behavior of bregMIPS is
15     type reg is array(WSIZE-1 downto 0) of std_logic_vector(WSIZE-1 downto 0);
16     signal reg_mem: reg := (
17         x"00000000", -- $ra
18         x"00000000", -- $fp
19         x"7ffffefc", -- $sp      Valor inicial no registrador de acordo com o MARS
20         x"10008000", -- $gp      Valor inicial no registrador de acordo com o MARS
21         x"00000000", -- $k1
22         x"00000000", -- $k0
23         x"00000000", -- $t9
24         x"00000000", -- $t8
25         x"00000000", -- $s7
26         x"00000000", -- $s6
27         x"00000000", -- $s5
28         x"00000000", -- $s4
29         x"00000000", -- $s3
30         x"00000000", -- $s2
31         x"00000000", -- $s1
32         x"00000000", -- $s0
33         x"00000000", -- $t7
34         x"00000000", -- $t6
35         x"00000000", -- $t5
36
37         x"00000000", -- $t4
38         x"00000000", -- $t3
39         x"00000000", -- $t2
40         x"00000000", -- $t1
41         x"00000000", -- $t0
42         x"00000000", -- $a3
43         x"00000000", -- $a2
44         x"00000000", -- $a1
45         x"00000000", -- $a0
46         x"00000000", -- $v1
47         x"00000000", -- $v0
48         x"00000000", -- $at
49         x"00000000"  -- $zero
50     );
51
52 begin
53     r1 <= reg_mem(to_integer(unsigned(radd1)));
54     r2 <= reg_mem(to_integer(unsigned(radd2)));
55
56     breg_mips: process(clk)
57     begin
58
59         if(rising_edge(clk)) then
60             if(rst = '1') then
61                 reg_mem <= (
62                     x"00000000", -- $ra
63                     x"00000000", -- $fp
64                     x"7ffffefc", -- $sp
65                     x"10008000", -- $gp
66                     x"00000000", -- $k1

```

```

67         x"00000000", -- $k0
68         x"00000000", -- $t9
69         x"00000000", -- $t8
70         x"00000000", -- $s7
71         x"00000000", -- $s6
72         x"00000000", -- $s5
73         x"00000000", -- $s4
74         x"00000000", -- $s3
75         x"00000000", -- $s2
76         x"00000000", -- $s1
77         x"00000000", -- $s0
78         x"00000000", -- $t7
79         x"00000000", -- $t6
80         x"00000000", -- $t5
81         x"00000000", -- $t4
82         x"00000000", -- $t3
83         x"00000000", -- $t2
84         x"00000000", -- $t1
85         x"00000000", -- $t0
86         x"00000000", -- $a3
87         x"00000000", -- $a2
88         x"00000000", -- $a1
89         x"00000000", -- $a0
90         x"00000000", -- $v1
91         x"00000000", -- $v0
92         x"00000000", -- $at
93         x"00000000" -- $zero
94     );
95 end if;
96 if ((wren = '1') and (to_integer(unsigned(wadd)) /= 0)) then
97     reg_mem(to_integer(unsigned(wadd))) <= wdata;
98 end if;
99 end if;
100 end process;
101
102 end Behavior;

```

3.2. Código do Test Bench

```
1  -- Copyright (C) 1991-2013 Altera Corporation
2  -- Your use of Altera Corporation's design tools, logic functions
3  -- and other software and tools, and its AMPP partner logic
4  -- functions, and any output files from any of the foregoing
5  -- (including device programming or simulation files), and any
6  -- associated documentation or information are expressly subject
7  -- to the terms and conditions of the Altera Program License
8  -- Subscription Agreement, Altera MegaCore Function License
9  -- Agreement, or other applicable license agreement, including,
10 -- without limitation, that your use is for the sole purpose of
11 -- programming logic devices manufactured by Altera and sold by
12 -- Altera or its authorized distributors. Please refer to the
13 -- applicable agreement for further details.
14
15 -- *****
16 -- This file contains a Vhdl test bench template that is freely editable to
17 -- suit user's needs .Comments are provided in each section to help the user
18 -- fill out necessary details.
19 -- *****
20 -- Generated on "10/17/2018 20:21:43"
21
22 -- Vhdl Test Bench template for design :  bregMIPS
23 --
24 -- Simulation tool : ModelSim-Altera (VHDL)
25 --
26
27 LIBRARY ieee;
28 USE ieee.std_logic_1164.all;
29 use ieee.numeric_std.all;
30
31 ENTITY bregMIPS_vhd_tst IS
32 END bregMIPS_vhd_tst;
33 ARCHITECTURE bregMIPS_arch OF bregMIPS_vhd_tst IS
34 -- constants
35 -- signals
```

```

36 SIGNAL clk : STD_LOGIC;
37 SIGNAL r1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
38 SIGNAL r2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
39 SIGNAL radd1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
40 SIGNAL radd2 : STD_LOGIC_VECTOR (4 DOWNTO 0);
41 SIGNAL rst : STD_LOGIC;
42 SIGNAL wadd : STD_LOGIC_VECTOR (4 DOWNTO 0);
43 SIGNAL wdata : STD_LOGIC_VECTOR (31 DOWNTO 0);
44 SIGNAL wren : STD_LOGIC;
45 COMPONENT bregMIPS
46     PORT (
47         clk : IN STD_LOGIC;
48         r1 : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
49         r2 : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
50         radd1 : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
51         radd2 : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
52         rst : IN STD_LOGIC;
53         wadd : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
54         wdata : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
55         wren : IN STD_LOGIC
56     );
57 END COMPONENT;
58 BEGIN
59     i1 : bregMIPS
60     PORT MAP (
61         -- list connections between master ports and signals
62         clk => clk,
63         r1 => r1,
64         r2 => r2,
65         radd1 => radd1,
66         radd2 => radd2,
67
68         rst => rst,
69         wadd => wadd,
70         wdata => wdata,
71         wren => wren
72     );
73     init : PROCESS
74         -- variable declarations
75         BEGIN
76             -- code that executes only once
77
78             -- TESTE 1 --
79
80             -- Preenchendo os registros com valores para serem lidos:
81
82             wren <= '1';
83
84             for i in 1 to 27 loop
85                 clk <= '0';
86                 wait for 2 ns;
87                 wadd <= std_logic_vector(to_unsigned(i, 5));
88                 wdata <= std_logic_vector(to_unsigned(i, 32));
89                 clk <= '1';
90                 wait for 2 ns;
91             end loop;
92
93             -- Pula registradores $gp e $sp
94
95             for i in 30 to 31 loop
96                 clk <= '0';
97                 wait for 2 ns;
98                 wadd <= std_logic_vector(to_unsigned(i, 5));
99                 wdata <= std_logic_vector(to_unsigned(i, 32));
100                 clk <= '1';
101                 wait for 2 ns;
102             end loop;
103
104             -- Lendo R1

```

```
104
105     wren <= '0';
106
107     for i in 1 to 10 loop
108         clk <= '0';
109         wait for 2 ns;
110         radd1 <= std_logic_vector(to_unsigned(i, 5));
111         clk <= '1';
112         wait for 2 ns;
113     end loop;
114     radd1 <= "00000";
115
116     -- Lendo R2
117
118     for i in 11 to 20 loop
119         clk <= '0';
120         wait for 2 ns;
121         radd2 <= std_logic_vector(to_unsigned(i, 5));
122         clk <= '1';
123         wait for 2 ns;
124     end loop;
125
126     -- Lendo R1 e R2 simultaneamente
127
128     for i in 21 to 31 loop
129         clk <= '0';
130         wait for 2 ns;
131         radd1 <= std_logic_vector(to_unsigned(i, 5));
132         radd2 <= std_logic_vector(to_unsigned(i, 5));
```

```

133         clk <= '1';
134         wait for 2 ns;
135     end loop;
136
137     -- TESTE 2 --
138
139     -- Verificando se há alguma alteração em $zero
140
141     wren <= '1';
142
143     clk <= '0';
144     wait for 2 ns;
145
146     wdata <= x"12345678";
147     wadd <= "00000";
148
149     clk <= '1';
150     wait for 2 ns;
151
152     wren <= '0';
153
154     clk <= '0';
155     wait for 2 ns;
156
157     radd1 <= "00000";
158     radd2 <= "00000";
159
160     clk <= '1';
161     wait for 2 ns;
162
163
164     -- TESTE 3 --
165
166     -- Restaurando os valores iniciais dos registradores
167
168     rst <= '1';
169

```

```

170         clk <= '0';
171         wait for 2 ns;
172         clk <= '1';
173         wait for 2 ns;
174
175         -- Apresentando valores iniciais
176
177         for i in 0 to 31 loop
178             clk <= '0';
179             wait for 2 ns;
180             radd1 <= std_logic_vector(to_unsigned(i, 5));
181             clk <= '1';
182             wait for 2 ns;
183         end loop;
184
185         -- TESTE 4 --
186
187         -- Escrita e leitura no mesmo ciclo, do mesmo registrador
188
189         wren <= '1';
190
191         clk <= '0';
192         wait for 2 ns;
193
194         wdata <= x"0000000A";
195         wadd <= "00001";
196
197         radd1 <= "00001";
198         radd2 <= "00001";

```

```

199
200         clk <= '1';
201         wait for 2 ns;
202
203         -- Colocado mais um ciclo
204
205         clk <= '0';
206         wait for 2 ns;
207         clk <= '1';
208         wait for 2 ns;
209
210     WAIT;
211     END PROCESS init;
212     always : PROCESS
213         -- optional sensitivity list
214         -- (
215         -- variable declarations
216     BEGIN
217         -- code executes for every event on sensitivity list
218     WAIT;
219     END PROCESS always;
220     END bregMIPS_arch;
221

```


3.3. Resultado simulação (ModelSim)




Figura 1. Resultado final total




Figura 2. Primeira parte do Teste 1




Figura 3. Segunda parte do Teste 1




Figura 4. Terceira parte do Teste 1




Figura 5. Quarta parte do Teste 1




Figura 6. Quinta parte do Teste 1 e Teste 2




Figura 7. Primeira parte do Teste 3




Figura 8. Segunda parte do Teste 3




Figura 9. Terceira parte do Teste 3 e Teste 4

4. Conclusão

Como verificado, o registrador 0 (\$zero) não pode ser auterado quando se escreve no mesmo.

Quando há a leitura e a escrita no mesmo registro e no mesmo período de clock, a saída recebe o valor atual do registrador.