# Relatório - Trabalho 4 Organização e Arquitetura de Computadores - Turma C

### Gabriel Vieira de Arimatéa, 15/0126956

<sup>1</sup>CIC – Universidade de Brasília (UnB)

vieira.arimatea@gmail.com

## 1. Descrição do problema

O trabalho consite em projetar, simular e sintetizar uma versão da ULA do MIPS de 32 bits no ambiente Quartus / ModelSim-Altera.

### 2. Descrição sucinta do trabalho

A ULA é uma peça fundamental da arquitetura de um processador. É nela que as operações são interpretadas e realizadas. Para este trabalho, foi necessário criar uma ULA utilizando linguagem VHDL. Suas entradas e saídas são:

- A e B: entradas de dados;
- **Z**: saída de dados:
- Zero: detecta valor zero na saída;
- **Overflow**: ativo quando a operação de soma ou subtração gerar resultado que ultrapasse o limite de representação em 32 bits;
- **Opcode**: entrada com o opcode da instrução. Determina a operação que deve ser realziada.

#### 3. Códigos e resultados

#### 3.1. Código da ULA

```
1
    library ieee;
 2
     use ieee.numeric_std.all;
    use ieee.std_logic_1164.all;
 4
    use ieee.numeric_std.all;
 5
    entity ulaMIPS is
 6
 7
      generic (WSIZE
                         : natural := 32);
 8
          port (
 9
                               : in std_logic_vector (WSIZE-1 downto 0);
                a, b
10
                              : in std_logic_vector(3 downto 0);
                opcode
                              : out std_logic_vector (WSIZE-1 downto 0);
11
12
                zero, ovfl
                              : out std_logic
13
14
    end ulaMIPS;
15
    architecture Behavioral of ulaMIPS is
16
       signal result: std_logic_vector(WSIZE-1 downto 0);
       signal overflow: std_logic;
18
19
20
21
       begin
22
       ula mips: process (opcode, a, b)
23
       variable n : integer;
24
       begin
       overflow <= '0';
25
26
          case opcode is
          when "0000" =>
27
                                  -- and
28
             result <= a and b;
29
          when "0001" =>
30
                                  -- or
31
             result <= a or b;
32
33
          when "0010" =>
                                     -- add
             result <= std_logic_vector (unsigned(a) + unsigned(b));
34
35
              overflow <= (a(WSIZE-1) and b(WSIZE-1) and not(result(WSIZE-1))) or (not(a(WSIZE
```

```
-1)) and not(b(WSIZE-1)) and result(WSIZE-1));
36
37
          when "0011" =>
38
            result <= std_logic_vector (unsigned (a) + unsigned (b));
39
          when "0100" =>
40
                                    -- sub
41
            result <= std_logic_vector (unsigned(a) - unsigned(b));
42
             overflow <= (a(WSIZE-1) and b(WSIZE-1) and not(result(WSIZE-1))) or (not(a(WSIZE
    -1)) and not(b(WSIZE-1)) and result(WSIZE-1));
43
          when "0101" =>
44
                                    -- subu
45
            result <= std_logic_vector (unsigned(a) - unsigned(b));
46
          when "0110" =>
47
                                -- slt
48
            if (a<b) then
                result <= x"00000001";
49
50
51
               result <= x"00000000";
52
             end if;
53
         when "0111" =>
54
                                   -- sltu
55
            if (unsigned(a)<unsigned(b)) then
               result <= x"00000001";
56
57
58
               result <= x"00000000";
59
            end if;
60
61
         when "1000" =>
                                 -- nor
62
            result <= a nor b;
63
64
         when "1001" =>
                                 -- xor
```

```
65
              result <= a xor b;
66
           when "1010" =>
                                      -- sll
67
68
              result <= std_logic_vector (shift_left (unsigned (b), to_integer (unsigned (a))));
69
           when "1011" =>
                                      -- srl
70
71
                result <= std_logic_vector (shift_right (unsigned (b), to_integer (unsigned (A))));</pre>
72
           when "1100" =>
                                      -- sra
73
74
                 result <= std_logic_vector (shift_right (signed (b), to_integer (unsigned (A))));</pre>
75
76
           when "1101" =>
77
              n := 0;
78
              for i in a'range loop
79
                 if a(i) = '0' then
80
                   n := n + 1;
                 end if;
81
              end loop;
82
83
              result <= std_logic_vector(to_unsigned(n, result'length));</pre>
84
85
           when "1110" =>
                                      -- clo
86
              n := 0;
87
               for i in a'range loop
88
                 if a(i) = '1' then
89
                    n := n + 1;
90
                 end if;
              end loop;
91
92
              result <= std_logic_vector(to_unsigned(n, result'length));
93
            when others => result <= std_logic_vector (unsigned(a) + unsigned(b)); -- add
94
95
96
    end case;
97
     end process;
      zero <= '1' when result=x"00000000" else '0';
98
99
      z <= result;
100
       ovfl <= overflow;
101
    end Behavioral;
```

### 3.2. Código do Test Bench

```
-- Copyright (C) 1991-2013 Altera Corporation
     -- Your use of Altera Corporation's design tools, logic functions
     -- and other software and tools, and its AMPP partner logic
     -- functions, and any output files from any of the foregoing
     -- (including device programming or simulation files), and any
     -- associated documentation or information are expressly subject
     -- to the terms and conditions of the Altera Program License
 8
     -- Subscription Agreement, Altera MegaCore Function License
    -- Agreement, or other applicable license agreement, including,
     -- without limitation, that your use is for the sole purpose of
10
11
    -- programming logic devices manufactured by Altera and sold by
12
     -- Altera or its authorized distributors. Please refer to the
     -- applicable agreement for further details.
13
14
15
16
     -- This file contains a Vhdl test bench template that is freely editable to
17
     -- suit user's needs .Comments are provided in each section to help the user
18
     -- fill out necessary details.
     19
     -- Generated on "11/15/2018 22:13:40"
20
21
     -- Vhdl Test Bench template for design : ulaMIPS
22
23
24
     -- Simulation tool : ModelSim-Altera (VHDL)
25
26
    LIBRARY ieee;
27
28
    USE ieee.std logic 1164.all;
29
30
     ENTITY ulaMIPS_vhd_tst IS
31
    END ulaMIPS vhd tst;
32
    ARCHITECTURE ulaMIPS_arch OF ulaMIPS_vhd_tst IS
33
     -- constants
    -- signals
34
35
    SIGNAL a : STD_LOGIC_VECTOR (31 DOWNTO 0);
```

```
36
     SIGNAL b : STD_LOGIC_VECTOR (31 DOWNTO 0);
     SIGNAL opcode : STD_LOGIC_VECTOR (3 DOWNTO 0);
SIGNAL ovfl : STD_LOGIC;
37
38
39
     SIGNAL z : STD_LOGIC_VECTOR (31 DOWNTO 0);
     SIGNAL zero : STD_LOGIC;
40
41
     COMPONENT ulaMIPS
        PORT (
42
43
        a : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        b : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
opcode : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
44
45
        ovfl : OUT STD_LOGIC;
46
       z : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
47
48
        zero : OUT STD LOGIC
49
        );
50
     END COMPONENT;
51
     BEGIN
        il : ulaMIPS
52
53
       PORT MAP (
54
     -- list connections between master ports and signals
55
        a => a,
        b => b,
56
57
       opcode => opcode,
58
        ovfl => ovfl,
59
        z => z,
60
       zero => zero
61
        );
62
     init : PROCESS
63
     -- variable declarations
64
65
             -- code that executes only once
           -- Teste AND
66
```

```
67
          opcode <= "0000";
 68
 69
           a <= x"FF00FF00";
 70
         b <= x"F00FF00F";
           wait for 5 ns;
 71
 72
 73
           -- Teste OR
 74
         opcode <= "0001";
75
 76
           a <= x"FF00FF00";
         b <= x"F00FF00F";
 77
           wait for 5 ns;
 78
 79
           -- Teste ADD
 80
 81
         opcode <= "0010";
 82
 83
           a <= x"0000000A";
         b <= x"00000001";
 84
 85
           wait for 5 ns;
 86
 87
           a <= x"F0000000";
 88
         b <= x"OFFFFFFF";
 89
           wait for 5 ns;
 90
 91
           a <= x"5FFFFFFF;
 92
           b <= x"5FFFFFFF";
 93
           wait for 5 ns;
                          -- overflow
 94
 95
          a <= x"80000000";
         b <= x"80000000";
 96
           wait for 5 ns; -- overflow
 97
 98
           a <= x"00000000";
99
           b <= x"00000000";
wait for 5 ns; -- zero
100
101
102
103 -- Teste ADDU
```

```
104
           opcode <= "0011";
105
106
           a <= x"0000000A";
107
           b <= x"00000001";
           wait for 5 ns;
108
109
110
           a <= x"F0000000";
           b <= x"0FFFFFFF";
111
112
           wait for 5 ns;
113
114
           a <= x"5FFFFFFF";
           b <= x"5FFFFFFF;
115
116
           wait for 5 ns;
                            -- overflow
117
           a <= x"80000000";
118
119
           b <= x"80000000";
120
           wait for 5 ns; -- overflow
121
           a <= x"00000000";
122
123
           b <= x"00000000";
124
           wait for 5 ns; -- zero
125
126
           -- Teste SUB
127
           opcode <= "0100";
128
129
           a <= x"00000000";
130
          b <= x"A0000000";
131
           wait for 5 ns;
132
133
           a <= x"A0000000";
134
           b <= x"60000000";
           wait for 5 ns;
135
136
           a <= x"80000000";
137
           b <= x"80000000";
138
           wait for 5 ns; -- overflow
139
140
141
           a <= x"5FFFFFFF";
           b <= x"5FFFFFFF";
142
143
           wait for 5 ns;
                            -- overflow
144
           a <= x"A0000000";
145
146
           b <= x"A0000000";
           wait for 5 ns;
147
                            --zero
148
           -- Teste SUBU
149
150
          opcode <= "0101";
151
           a <= x"00000000";
152
153
          b <= x"A0000000";
           wait for 5 ns;
154
155
           a <= x"A0000000";
156
157
          b <= x"60000000";
           wait for 5 ns;
158
159
           a <= x"80000000";
160
161
           b <= x"80000000";
162
           wait for 5 ns;
163
164
           a <= x"5FFFFFFF";
           b <= x"5FFFFFFF";
165
                           -- overflow
166
           wait for 5 ns;
167
           a <= x"A0000000";
168
169
           b <= x"A0000000";
```

```
170
           wait for 5 ns; --zero
171
            -- teste SLT
172
173
           opcode <= "0110";
174
            a <= x"000000C0";
175
176
            b <= x"000000A0";
           wait for 5 ns;
177
178
            a <= x"000000A0";
179
            b <= x"000000C0";
180
           wait for 5 ns;
181
182
183
            a <= x"000000C0";
           b <= x"00000000;
184
185
           wait for 5 ns;
186
187
            a <= x"F00000C0";
           b <= x"000000A0";
188
189
           wait for 5 ns;
190
191
            a <= x"000000C0";
192
           b <= x"F00000A0";
           wait for 5 ns;
193
194
195
           a <= x"F00000C0";
196
           b <= x"F00000A0";
197
           wait for 5 ns;
198
```

```
-- teste SLTU
199
200
            opcode <= "0111";
201
202
            a <= x"000000C0";
203
            b <= x"000000A0";
204
            wait for 5 ns;
205
            a <= x"000000A0";
206
207
            b <= x"000000C0";
            wait for 5 ns;
208
209
210
            a <= x"00000000";
            b <= x"000000C0";
211
            wait for 5 ns;
212
213
214
            a <= x"F00000C0";
            b <= x"000000A0";
215
216
            wait for 5 ns;
217
            a <= x"000000C0";
218
219
            b <= x"F00000A0";
220
            wait for 5 ns;
221
222
            a <= x"F00000C0";
223
            b <= x"F00000A0";</pre>
224
            wait for 5 ns;
225
226
            -- Teste NOR
            opcode <= "1000";
227
228
229
            a <= x"FF00FF00";
230
           b <= x"F00FF00F";
231
            wait for 5 ns;
232
233
            a <= x"00000000";
234
            b <= x"00000000";
235
            wait for 5 ns;
```

```
236
237
           -- Teste XOR
           opcode <= "1001";
238
239
240
           a <= x"FF00FF00";
           b <= x"00000000";
241
242
           wait for 5 ns;
243
244
           a <= x"FF00FF00";
           b <= x"F00FF00F";
245
246
           wait for 5 ns;
247
           -- Teste SLL
248
249
           opcode <= "1010";
250
251
           a <= x"00000100";
           b <= x"FFFFFFF";
252
253
           wait for 5 ns;
254
           a <= x"00000010";
255
256
           b <= x"FFFFFFF;
257
           wait for 5 ns;
258
259
           -- Teste SRL
260
           opcode <= "1011";
261
           a <= x"00000100";
262
263
           b <= x"FFFFFFF";
           wait for 5 ns;
264
```

```
302
         a <= x"FFFFFFF0";
303
          wait for 5 ns;
304
305
    WAIT:
306 END PROCESS init;
307
     always : PROCESS
308
     -- optional sensitivity list
309
     -- ( )
     -- variable declarations
310
311
     BEGIN
312
             -- code executes for every event on sensitivity list
313
    WAIT;
     END PROCESS always;
314
    END ulaMIPS_arch;
315
316
```

# 3.3. Resultado simolação (ModelSim)




Figura 1. Resultado final tota




Figura 2. Parte 1




Figura 3. Parte 2




Figura 4. Parte 3



Figura 5. Parte 4

# 4. Observação

O trabalho foi entrege com uma semana de atraso com a permição do professor. Expliquei para ele que estava em uma competição e que não seria possível dedicar tempo para este trabalho na semana que era para o mesmo ser realizado.