Institut für Integrierte Systeme

Integrated Systems Laboratory

Lecture notes on

Computer Arithmetic: Principles, Architectures, and VLSI Design

March 16, 1999

Reto Zimmermann

Integrated Systems Laboratory
Swiss Federal Institute of Technology (ETH)
CH-8092 Zürich, Switzerland
zimmermann@iis.ee.ethz.ch

Copyright © 1999 by Integrated Systems Laboratory, ETH Zürich

http://www.iis.ee.ethz.ch/ zimmi/publications/comp_arith_notes.ps.gz

Contents
1 Introduction and Conventions
1.1 Outline
1.2 Motivation
1.3 Conventions
1.4 Recursive Function Evaluation 6
2 Arithmetic Operations 8
2.1 Overview
2.2 Implementation Techniques 9
3 Number Representations
3.1 Binary Number Systems (BNS)
3.2 Gray Numbers
3.3 Redundant Number Systems
3.4 Residue Number Systems (RNS)
3.5 Floating-Point Numbers
3.6 Logarithmic Number System
3.7 Antitetrational Number System
3.8 Composite Arithmetic
3.9 Round-Off Schemes
4 Addition
4.1 Overview
4.2 1-Bit Adders, (m, k)-Counters
Computer Arithmetic: Principles, Architectures, and VLSI Design 1

Contents	
7.2 Restoring Division 78	8
7.3 Non-Restoring Division	8
7.4 Signed Division	9
7.5 SRT Division 80	0
7.6 High-Radix Division 8	1
7.7 Division by Multiplication	1
7.8 Remainder / Modulus 82	2
7.9 Divider Implementations 85	3
7.10 Square Root Extraction 84	4
8 Elementary Functions 85	5
8.1 Algorithms	5
8.2 Integer Exponentiation 80	6
8.3 Integer Logarithm 8	7
9 VLSI Design Aspects 88	8
9.1 Design Levels	8
9.2 Synthesis 90	0
9.3 VHDL 9.	1
9.4 Performance 9.	3
9.5 Testability	5
Bibliography 96	6

	4.3 Carry-Propagate Adders (CPA)	26
	4.4 Carry-Save Adder (CSA)	45
	4.5 Multi-Operand Adders	46
	4.6 Sequential Adders	52
5	Simple/Addition-Based Operations	53
	5.1 Complement and Subtraction	53
	5.2 Increment / Decrement	54
	5.3 Counting	58
	5.4 Comparison, Coding, Detection	60
	5.5 Shift, Extension, Saturation	64
	5.6 Addition Flags	66
	5.7 Arithmetic Logic Unit (ALU)	68
6	Multiplication	69
6	Multiplication 6 6.1 Multiplication Basics 6	
6	_	69
6	6.1 Multiplication Basics	69 71
6	6.1 Multiplication Basics	69 71 72
6	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.3 Signed Array Multipliers	69 71 72 73
6	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.4 Booth Recoding	69 71 72 73 75
6	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.4 Booth Recoding 6.5 Wallace Tree Addition	69 71 72 73 75
6	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.4 Booth Recoding 6.5 Wallace Tree Addition 6.6 Multiplier Implementations	69 71 72 73 75 75
7	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.4 Booth Recoding 6.5 Wallace Tree Addition 6.6 Multiplier Implementations 6.7 Composition from Smaller Multipliers 6.8 Squaring	69 71 72 73 75 76 76
	6.1 Multiplication Basics 6.2 Unsigned Array Multiplier 6.3 Signed Array Multipliers 6.4 Booth Recoding 6.5 Wallace Tree Addition 6.6 Multiplier Implementations 6.7 Composition from Smaller Multipliers 6.8 Squaring	69 71 72 73 75 76 76

1 Introduction and Conventions

1.1 Outline

- Basic *principles* of computer arithmetic [1, 2, 3, 4, 5, 6, 7]
- *Circuit architectures* and *implementations* of main arithmetic operations
- Aspects regarding VLSI design of arithmetic units

1.2 Motivation

- Arithmetic units are, among others, core of every *data* path and addressing unit
- Data path is core of:
 - o microprocessors (CPU)
 - o signal processors (DSP)
 - data-processing application specific ICs (ASIC) and programmable ICs (e.g. FPGA)
- Standard arithmetic units available from *libraries*
- Design of arithmetic units necessary for :
 - $\circ \ non\text{-standard operations}$
 - o high-performance components
 - o library development

Computer Arithmetic: Principles, Architectures, and VLSI Design

imputer rintalmette. Timespies, riteinteettates, and vibir besign

1 Introduction and Conventions

1.4 Recursive Function Evaluation

1.4 Recursive Function Evaluation

• Given: inputs a_i , outputs z_i , function f (graph sym.: •)

Non-recursive functions (n.)

• Output z_i is a function of input a_i (or $a_{j+m:j}$, m const.)

$$z_i = f(a_i, x)$$
; $i = 0, ..., n-1$

 \Rightarrow parallel structure :

$$A = O(n) , T = O(1)$$

Recursive functions (r.)

- Output z_i is a function of all inputs a_k , $k \leq i$
- a) with *single* output $z = z_{n-1}$ (r.s.) :

$$t_i = f(a_i, t_{i-1})$$
; $i = 0, \dots, n-1$
 $t_{-1} = 0/1$, $z = t_{n-1}$

1. f is non-associative (**r.s.n.**) \Rightarrow serial structure :

$$A = O(n)$$
, $T = O(n)$



Computer Arithmetic: Principles, Architectures, and VLSI Design

1.3 Conventions

Naming conventions

Signal buses : A (1-D), A_i (2-D), $a_{i:k}$ (subbus, 1-D)

Signals: a, a_i (1-D), $a_{i,k}$ (2-D), $A_{i;k}$ (group signal)

Circuit complexity measures: A (area), T (cycle time, delay), AT (area-time product), L (latency, # cycles)

Arithmetic operators: $+, -, \cdot, /, \log (= \log_2)$

Logic operators : + (or), \cdot (and), \oplus (xor), \odot (xnor), $\overline{}$ (not)

Circuit complexity measures


Unit-gate model (\sim gate-equivalents (GE) model):

- Inverter, buffer : A = 0, T = 0 (i.e. ignored)
- Simple monotonic 2-input gates (AND, NAND, OR, NOR) : A = 1, T = 1
- Simple non-monotonic 2-input gates (XOR, XNOR) : A = 2, T = 2
- Complex gates: composed from simple gates
- \Rightarrow Simple m-input gates: A = m 1, $T = \lceil \log m \rceil$
- *Wiring* not considered (acceptable for comparison purposes, local wiring, multilevel metallization)
- Only estimations given for complex circuits

Computer Arithmetic: Principles, Architectures, and VLSI Design

1 Introduction and Conventions 1.4 Recursive Function Evaluation

2. *f* is associative (**r.s.a.**) ⇒ serial or single-tree structure :



b) with *multiple* outputs z_i (r.m.) (\Rightarrow prefix problem):

$$z_i = f(a_i, z_{i-1})$$
; $i = 0, ..., n-1, z_{-1} = 0/1$

1. f is non-associative (**r.m.n.**) \Rightarrow serial structure :


$$A = O(n)$$
, $T = O(n)$



 $a_3 a_2 a_1 a_0$

2. *f* is associative (**r.m.a.**) ⇒ serial or multi-tree structure :

$$A = O(n^2) , T = O(\log n)$$



 \Rightarrow or *shared-tree* structure :


$$A = O(n \log n) , T = O(\log n)$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

2 Arithmetic Operations

2.1 Overview



- shift/extension
- division

11

- 2 comparison
- square root extraction
- 3 increment/decrement
- exponential function
- 4 complement
- 10 logarithm function
- addition/subtraction 5
- 12

multiplication

hyperbolic functions

Computer Arithmetic: Principles, Architectures, and VLSI Design

3 Number Representations

3.1 Binary Number Systems (BNS)

trigonometric functions

3 Number Representations

3.1 Binary Number Systems (BNS)

- Radix-2, binary number system (BNS): irredundant, weighted, positional, monotonic [1, 2]
- *n*-bit number is *ordered sequence* of **bits** (binary digits) :

$$A = (a_{n-1}, a_{n-2}, \dots, a_0)_2, \ a_i \in \{0, 1\}$$

- Simple and efficient implementation in digital circuits
- MSB/LSB (most-/least-significant bit) : a_{n-1} / a_0
- Represents an integer or fixed-point number, exact
- $\bullet \ \textit{Fixed-point} \ \text{numbers} : \underbrace{(a_{m-1}, \dots, a_0}_{m\text{-bit integer}} \ \cdot \underbrace{a_{-1}, \dots, a_{m-n}}_{(n-m)\text{-bit fraction}})$

Unsigned: positive or natural numbers

Value:
$$A = a_{n-1}2^{n-1} + \dots + a_12 + a_0 = \sum_{i=0}^{n-1} a_i 2^i$$

Range: $[0, 2^n - 1]$

Two's (2's) complement: standard representation of signed or integer numbers

Value:
$$A = -a_{n-1}2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i$$

Range: $[-2^{n-1}, 2^{n-1} - 1]$

Computer Arithmetic: Principles, Architectures, and VLSI Design

2.2 Implementation Techniques

Direct implementation of dedicated units:

• *always* : 1 − 5

• in most cases: 6

• *sometimes* : 7, 8

Sequential implementation using simpler units and several clock cycles (\Rightarrow decomposition):

• sometimes: 6

• in most cases: 7, 8, 9

Table look-up techniques using ROMs:

- *universal* : simple application to all operations
- efficient only for single-operand operations of high complexity (8 - 12) and small word length (note: ROM size = $2^n \times n$)

Approximation techniques using simpler units: 7–12

- taylor series expansion
- polynomial and rational approximations
- convergence of recursive equation systems
- CORDIC (COordinate Rotation Digital Computer)

Computer Arithmetic: Principles, Architectures, and VLSI Design

11

3 Number Representations

3.1 Binary Number Systems (BNS)

Complement:
$$-A = 2^n - A = \overline{A} + 1$$
, where $\overline{A} = (\overline{a}_{n-1}, \overline{a}_{n-2}, \dots, \overline{a}_0)$

 $Sign: a_{n-1}$

Properties: asymmetric range, compatible with unsigned numbers in many arithmetic operations (i.e. same treatment of positive and negative numbers)

One's (1's) complement : similar to 2's complement

Value:
$$A = -a_{n-1}(2^{n-1} - 1) + \sum_{i=0}^{n-2} a_i 2^i$$

Range:
$$[-(2^{n-1}-1), 2^{n-1}-1]$$

Complement:
$$-A = 2^n - A - 1 = \overline{A}$$

 $Sign: a_{n-1}$

Properties: double representation of zero, symmetric range, modulo $(2^n - 1)$ number system

Sign-magnitude: alternative representation of signed numbers

Value:
$$A = (-1)^{a_{n-1}} \cdot \sum_{i=0}^{n-2} a_i 2^i$$

Range:
$$[-(2^{n-1}-1), 2^{n-1}-1]$$


Complement:
$$-A = (\overline{a}_{n-1}, a_{n-2}, \dots, a_0)$$

$$Sign: a_{n-1}$$


10

Properties: double representation of zero, symmetric range, different treatment of positive and negative numbers in arithmetic operations, no MSB toggles at sign changes around $0 \implies low power$

Graphical representation



binary number representation



Conventions

- 2's complement used for *signed numbers* in these notes
- Unsigned and signed numbers can be treated equally in most cases, exceptions are mentioned

Computer Arithmetic: Principles, Architectures, and VLSI Design

3 Number Representations

3.3 Redundant Number Systems

3.3 Redundant Number Systems

- Non-binary, redundant, weighted number systems [1, 2]
- Digit set larger than radix (typically radix 2) \Rightarrow multiple representations of same number \Rightarrow redundancy
- + No *carry-propagation* in adders \Rightarrow more efficient impl. of adder-based units (e.g. multipliers and dividers)
- Redundancy ⇒ no direct implementation of *relational* operators \Rightarrow conversion to irredundant numbers
- Several bits used to represent one digit \Rightarrow higher *storage* requirements
- Expensive *conversion* into irredundant numbers (not necessary if redundant input operands are allowed)

Delayed-carry of **half-adder** number representation:

•
$$r_i \in \{0, 1, 2\}$$
, $c_i, s_i, a_i, b_i \in \{0, 1\}$,
 $r_i = (c_{i+1}, s_i) = 2c_{i+1} + s_i = a_i + b_i$, $\underline{c_{i+1}}s_i = 0$

- $R = \sum_{i=0}^{n-1} r_i 2^i = (C, S) = C + S = A + B$
- 1 digit holds sum of 2 bits (no carry-out digit)
- example : (00, 10) = 00 + 10 = 01 + 01 = (10, 00)
- irredundant representation of -1 [8], since $c_{i+1}s_i = 0 \& C + S = -1 \rightarrow S = -1, C = 0$

Carry-save number representation:

•
$$r_i \in \{0, 1, 2, 3\}$$
, $c_i, s_i, a_i, b_i, d_i \in \{0, 1\}$, $r_i = (c_{i+1}, s_i) = 2c_{i+1} + s_i = a_i + b_i + d_i = a_i + r'_i$

•
$$R = \sum_{i=0}^{n-1} r_i 2^i = (C, S) = C + S = A + R'$$

Computer Arithmetic: Principles, Architectures, and VLSI Design

3.2 Gray Numbers

- Gray numbers (code): binary, irredundant, non-weighted, non-monotonic
- + Property: unit-distance coding (i.e. exactly one bit toggles between adjacent numbers)
- Applications: counters with low output toggle rate (low-power signal buses), representation of continuous signals for *low-error sampling* (no false numbers due to switching of different bits at different times)
- Non-monotonic numbers : difficult arithmetic operations, e.g. addition, comparison:

$g_1g_0 g_1'g_0' \qquad g_0 g_0'$		binary	Gray
0.0 < 0.1 and $0 < 1$		$b_3 b_2 b_1 b_0$	$g_3 g_2 g_1 g_0$
	0	0 0 0 0	0 0 0 0
$1 \ \underline{1} < 1 \ \underline{0} \ \text{but} \ 1 > 0$	1	0 0 0 1	0 0 0 1
	2	0 0 1 0	0 0 1 1
$binary \rightarrow Gray$:	3	0 0 1 1	0 0 1 0
	4	0 1 0 0	0 1 1 0
$g_i = b_{i+1} \oplus b_i , b_n = 0 ;$	5	0 1 0 1	0 1 1 1
$i = 0, \dots, n-1$ (n.)	6	0 1 1 0	0 1 0 1
$t = 0, \dots, n$ 1 (II.)	7	0 1 1 1	0 1 0 0
~	8	1 0 0 0	1 1 0 0
$Gray \rightarrow binary$:	9	1 0 0 1	1 1 0 1
	10	1 0 1 0	1 1 1 1
$b_i = b_{i+1} \oplus g_i , b_n = 0 ;$	11	1 0 1 1	1 1 1 0
$i = n - 1, \dots, 0$ (r.m.a.)	12	1 1 0 0	1 0 1 0
, , , , , , , , , , , , , , , , , , , ,	13	1 1 0 1	1 0 1 1
	14	1 1 1 0	1 0 0 1
	15	1 1 1 1	1 0 0 0

Computer Arithmetic: Principles, Architectures, and VLSI Design

- 3 Number Representations
- 3.3 Redundant Number Systems
- 1 digit holds sum of 3 bits or 1 digit + 1 bit (no carry-out digit, i.e. carry is saved)
- standard redundant number system for fast addition

Signed-digit (SD) or redundant digit (RD) number representation:

- $r_i, s_i, t_i \in \{-1, 0, 1\} \equiv \{\overline{1}, 0, 1\}, R = \sum_{i=0}^{n-1} r_i 2^i$
- no carry-propagation in S = R + T:

$$\begin{array}{l} \circ \; r_i + t_i = (c_{i+1}, u_i) = 2c_{i+1} + u_i \; , c_{i+1}, u_i \in \{\overline{1}, 0, 1\} \\ \circ \; (c_{i+1}, u_i) \; \text{is } \textit{redundant} \; (\text{e.g.} \; 0 + 1 = 01 = 1\overline{1}) \\ \end{array}$$

- $\circ \forall i \ \exists (c_i, u_i) \mid c_i + u_i = s_i \in \{\overline{1}, 0, 1\}$
- 1 digit holds sum of 2 digits (no carry-out digit)
- minimal SD representation: minimal number of non-zero digits, $\cdots 011\{1\}10 \cdots \rightarrow \cdots 100\{0\}\overline{1}0 \cdots$
 - o applications: sequential multiplication (less cycles), filters with constant coefficients (less hardware)
 - example:

$$7 = (0111 \mid 1\overline{1}11 \mid 10\overline{1}1 \mid 100\overline{1} \mid 1\overline{1}111 \mid \cdots)$$

- canonical SD repres.: minimal SD + not two non-zero digits in sequence, $\cdots 01\{1\}10 \cdots \rightarrow \cdots 10\{0\}\overline{1}0 \cdots$
- $SD \rightarrow binary$: carry-propagation necessary (\Rightarrow adder)
- other applications: high-speed multipliers [9]
- similar to *carry-save*, simple use for *signed* numbers

3.4 Residue Number Systems (RNS)

- *Non-binary*, *irredundant*, *non-weighted* number system [1]
- + Carry-free and fast additions and multiplications
- Complex and slow other arithmetic operations
 (e.g. comparison, sign and overflow detection) because digits are not weighted, conversion to weighted mixed-radix or binary system required
- Codes for error detection and correction [1]
- Possible *applications* (but hardly used) :
 - o digital filters: fast additions and multiplications
 - o *error detection* and *correction* for arithmetic operations in conventional and residue number systems
- Base is n-tuple of integers $(m_{n-1}, m_{n-2}, \dots, m_0)$, residues (or moduli) m_i pairwise relatively prime

$$\circ A = (a_{n-1}, a_{n-2}, \dots, a_0)_{m_{n-1}, m_{n-2}, \dots, m_0},$$

$$a_i \in \{0, 1, \dots, m_i - 1\}$$

$$\circ$$
 Range: $M = \prod_{i=0}^{n-1} m_i$, anywhere in \mathbb{Z}

$$\circ \ a_i = A mod m_i = |A|_{m_i}$$
 , $A = m_i \cdot q_i + a_i$

$$\circ |A|_{M} = \left| \sum_{i=0}^{n-1} C_{i} a_{i} \right|_{M}, C_{i} = (\ldots, 0, 1, 0, \ldots)$$

Computer Arithmetic: Principles, Architectures, and VLSI Design

3 Number Representations

3.5 Floating-Point Numbers

18

3.5 Floating-Point Numbers

- Larger *range*, smaller *precision* than fixed-point representation, **inexact**, *real* numbers [1, 2]
- *Double-number* form \Rightarrow *discontinuous* precision
- | S | biased exponent E | unsigned norm. mantissa M
- $F = (-1)^S \cdot M \cdot \beta^E = (-1)^S \cdot 1.M \cdot 2^{E-bias}$
- Basic arithmetic operations:

$$\circ~A\cdot B = (-1)^{S_A \oplus S_B} \cdot \underline{M_A \cdot M_B} \cdot \beta^{\underline{E_A + E_B}}$$

$$\circ A + B = \left(\frac{(-1)^{S_A} \cdot M_A +}{(-1)^{S_B} \cdot \left(M_B \gg (\underline{E_A - E_B}) \right)} \right) \cdot \beta^{E_A}$$

- o base on fixed-point add, multiply, and shift operations
- \circ postnormalization required $(1/\beta \leq M < 1)$
- Applications:

processors: "real" floating-point formats (e.g. IEEE standard), large range due to universal use

ASICs: usually *simplified* floating-point formats with small exponents, smaller range, used for *range extension* of normal fixed-point numbers

• *IEEE floating-point format* :

precision	n	n_M	n_E	bias	range	precision
single	32	23	8	127	3.8 10 ³⁸	10^{-7}
double	64	52	11	1023	$9 \cdot 10^{307}$	10^{-15}

Computer Arithmetic: Principles, Architectures, and VLSI Design

• Arithmetic operations : (each digit computed separately)

$$\circ z_i = |Z|_{m_i} = |f(A)|_{m_i} = |f(|A|_{m_i})|_{m_i} = |f(a_i)|_{m_i}$$

$$\circ |A + B|_{m_i} = ||A|_{m_i} + |B|_{m_i}|_{m_i} = |a_i + b_i|_{m_i}$$

$$\circ |A \cdot B|_{m_i} = \left| |A|_{m_i} \cdot |B|_{m_i} \right|_{m_i} = |a_i \cdot b_i|_{m_i}$$

$$||\mathbf{r}||_{m_i} ||\mathbf{r}||_{m_i} ||\mathbf{r}||_{m_i}$$

$$\circ |-a_i|_{m_i} = |m_i - a_i|_{m_i}$$

$$\circ \left| a_i^{-1} \right|_{m_i} = \left| a_i^{m_i - 2} \right|_{m_i}$$
 (Fermat's theorem)

- Best moduli m_i are 2^k and $(2^k 1)$:
 - \circ high storage efficiency with k bits
 - o simple modular addition: 2^k : k-bit adder without c_{out} , $2^k 1$: k-bit adder with end-around carry ($c_{in} = c_{out}$)
- Example : $(m_1, m_0) = (3, 2)$, M = 6

$$\frac{|5|_6}{|5|_6} = A = (a_1, a_0) = (|5|_3, |5|_2) = (2, 1)$$

$$\frac{|4+5|_6}{|5|_6} = (1, 0) + (2, 1) = (1+2|_3, |0+1|_2) = (0, 1) = |3|_6$$

$$\frac{|4\cdot5|_6}{|5|_6} = (1, 0) \cdot (2, 1) = (1+2|_3, |0\cdot1|_2) = (2, 0) = |2|_6$$

Computer Arithmetic: Principles, Architectures, and VLSI Design

17

3 Number Representations

3.7 Antitetrational Number System

3.6 Logarithmic Number System

- Alternative representation to floating-point (i.e. mantissa + integer exponent → only fixed-point exponent) [1]
- *Single-number* form ⇒ *continuous* precision ⇒ higher accuracy, more reliable
- S biased fixed-point exponent E
- $L = (-1)^S \cdot \beta^E = (-1)^S \cdot 2^{E-bias}$ (signed-logarithmic)
- Basic arithmetic operations:
 - $\circ (A < B) = (E_A < E_B)$ (additionally consider sign)
 - \circ A+B : by approximation or addition in conventional number system and double conversion

$$\circ A \cdot B = (-1)^{S_A \oplus S_B} \cdot \beta^{E_A + E_B}$$

$$A^{y} = (-1)^{S_{A}} \cdot \beta^{y \cdot E_{A}}, \ \sqrt[y]{A} = (-1)^{S_{A}} \cdot \beta^{E_{A}/y}$$

- + Simpler multiplication/exponent., more complex addition
- Expensive conversion: (anti)logarithms (table look-up)
- Applications : real-time digital filters

3.7 Antitetrational Number System

- Tetration (t. $x = \underbrace{2^2}_{x \times}$) and antitetration (a.t. x) [10]
- Larger *range*, smaller *precision* than logarithmic repres., otherwise analogous (i.e. $2^x \to t$. x, $\log x \to a$.t. x)

3.8 Composite Arithmetic

- Proposal for a *new standard* of number representations [10]
- Scheme for storage and display of *exact* (primary: integer, secondary: rational) and inexact (primary: logarithmic, secondary: antitetrational) numbers
- Secondary forms used for numbers not representable by *primary* ones (⇒ no over-/underflow handling necessary)
- Choice of number representation hidden from user, i.e. software/compiler selects format for highest accuracy
- Number representations :

	tag	value				
integer:	00	2's complement integer				
rational:	01±	slash denominator \ numerator				
logarithmic :	10±	log integer		log fraction		
antite trational:	11±	a.t. int	eger	a.t. fraction		


- *Rational* numbers : slash position (i.e. size of numerator/ denominator) is variable and stored (floating slash)
- Storage form sizes: 32-bit (short), 64-bit (normal), 128-bit (long), 256-bit (extended)
- Implementation : mixed hardware/software solutions
- Hardware proposal : *long accumulator* (4096 bits) holds any floating-point number in fixed-point format \Rightarrow higher accurary ⇒ large hardware/software overhead

Computer Arithmetic: Principles, Architectures, and VLSI Design

4 Addition 4.1 Overview

4 Addition

4.1 Overview



HA: half-adder full-adder (m,k): (m,k)-counter (m,2): (m,2)-compressor

CPA: carry-propagate adder RCA: ripple-carry adder CSKA:carry-skip adder CSLA: carry-select adder

CLA: carry-lookahead adder parallel-prefix adder COSA:conditional-sum adder

22

CIA: carry-increment adder CSA: carry-save adder

→ based on component ····· related component

Computer Arithmetic: Principles, Architectures, and VLSI Design

3.9 Round-Off Schemes

- Intermediate results with *d additional* lower bits $(\Rightarrow \text{ higher accuracy}): A = (a_{n-1}, \dots, a_0, a_{-1}, \dots, a_{-d})$
- Rounding: keeping error ϵ small during final word length reduction: $R = (r_{n-1}, \dots, r_0) = A - \epsilon$
- Trade-off: numerical accuracy vs. implementation cost

Truncation: $R_{TR\,UNC} = (a_{n-1}, \dots, a_0)$

•
$$bias = -\frac{1}{2} + \frac{1}{2^{d+1}}$$
 (= average error ϵ)

Round-to-nearest (i.e. normal rounding):

$$R_{ROUND} = (a'_{n-1}, \dots, a'_0), A' = A + \frac{1}{2} = A + 0.1_2$$

- $bias = \frac{1}{2^{d+1}}$ (nearly symmetric)
- "+ 0.12" can often be included in previous operation

Round-to-nearest-even/-odd:

$$R_{ROUND-EVEN} = \begin{cases} R_{ROUND} & \text{if } (a'_{-1}, \dots, a'_{-d}) \neq 0 \cdots 0 \\ (a'_{n-1}, \dots, a'_{1}, 0) & \text{otherwise} \end{cases}$$

- bias = 0 (symmetric)
- mandatory in IEEE floating-point standard
- 3 guard bits for rounding after floating-point operations : guard bit G (postnormalization), round bit R(round-to-nearest), *sticky* bit S (round-to-nearest-even)

Computer Arithmetic: Principles, Architectures, and VLSI Design

4 Addition

4.2 1-Bit Adders, (m, k)-Counters

4.2 1-Bit Adders, (m, k)-Counters


- Add up m bits of same magnitude (i.e. 1-bit numbers)
- Output sum as k-bit number $(k = |\log m| + 1)$
- or : **count** 1's at inputs \Rightarrow (m, k)-counter [3] (combinational counters)

Half-adder (HA), (2, 2)-counter

$$[(c_{out}, s) = 2c_{out} + s = a + b]$$
 $[A = 3, T = 2 (1)]$

$$s = a \oplus b \quad \text{(sum)}$$

$$c_{out} = ab \quad \text{(carry-out)}$$



Full-adder (FA), (3, 2)-counter

$$(c_{out}, s) = 2c_{out} + s = a + b + c_{in}$$
 $A = 7, T = 4 (2)$

$$g = ab \qquad \text{(generate)} \qquad c^0 = ab$$


$$p = a \oplus b \quad \text{(propagate)} \qquad c^1 = a + b$$

$$s = a \oplus b \oplus c_{in} = p \oplus c_{in}$$

$$c_{out} = ab + ac_{in} + bc_{in} = ab + (a \oplus b)c_{in}$$

$$= g + pc_{in} = \overline{p}g + pc_{in} = \overline{p}a + pc_{in}$$

$$= \overline{c}_{in}c^0 + c_{in}c^1$$



4 Addition

4.3 Carry-Propagate Adders (CPA)

4.3 Carry-Propagate Adders (CPA)


- Add two *n*-bit operands A and B and an optional carry-in c_{in} by performing **carry-propagation** [1, 2, 11]
- Sum (c_{out}, S) is irredundant (n + 1)-bit number

$$(c_{out}, S) = c_{out}2^n + S = A + B + c_{in}$$

$$2c_{i+1} + s_i = a_i + b_i + c_i;$$

$$i = 0, 1, \dots, n-1$$

$$c_0 = c_{in}, c_{out} = c_n \text{ (r.m.a.)}$$




26

Ripple-carry adder (RCA)

- \bullet Serial arrangement of n full-adders
- Simplest, smallest, and slowest CPA structure

$$A = 7n , T = 2n , AT = 14n^2$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

(m, k)-counters

$$(s_{k-1}, \dots, s_0) =$$


$$\sum_{j=0}^{k-1} s_j 2^j = \sum_{i=0}^{m-1} a_i$$



- Usually built from *full-adders*
- Associativity of addition allows convertion from linear to tree structure ⇒ faster at same number of FAs

$$\begin{split} A &= 7 \sum_{k=1}^{\log m} \lfloor m 2^{-k} \rfloor \approx 7 (m - \log m) \;, \\ T_{LIN} &= 4 m + 2 \lfloor \log m \rfloor \;, \; T_{TREE} = 4 \lceil \log_3 m \rceil + 2 \lfloor \log m \rfloor \end{split}$$

• Example : *(7, 3)-counter*




4 Addition

4.3 Carry-Propagate Adders (CPA)


Carry-propagation speed-up techniques

Computer Arithmetic: Principles, Architectures, and VLSI Design

a) Concatenation of partial CPAs with fast $c_{in} \rightarrow c_{out}$



a) Fast carry look-ahead logic for entire range of bits




Carry-skip adder (CSKA)

• Type a) : partial CPA with fast $c_k \to c_i$

$$c_i = \overline{P}_{i-1:k}c_i' + P_{i-1:k}c_k$$
 (bit group (a_{i-1}, \dots, a_k))
 $P_{i-1:k} = p_{i-1}p_{i-2}\cdots p_k$ (group propagate)

- 1) $P_{i-1:k} = 0$: $c_k \not\rightarrow c'_i$ and c'_i selected $(c'_i \rightarrow c_i)$ 2) $P_{i-1:k} = 1$: $c_k \rightarrow c'_i$ but c'_i **skipped** $(c'_i \not\rightarrow c_i)$
- \Rightarrow path $c_k \rightarrow c_i' \rightarrow c_i$ never sensitized \Rightarrow fast $c_k \rightarrow c_i$
- \Rightarrow false path \Rightarrow inherent logic redundancy \Rightarrow problems in circuit optimization, timing analysis, and testing
- Variable group sizes (faster): larger groups in the middle (minimize delays $a_0 \to c_k \to s_{i-1}$ and $a_k \to c_i \to s_{n-1}$)
- Partial CPA typ. is RCA or CSKA (*⇒ multilevel* CSKA)
- *Medium* speed-up at *small* hardware overhead (+ AND/bit + MUX/group)

$$A \approx 8n$$
, $T \approx 4n^{1/2}$, $AT \approx 32n^{3/2}$



Computer Arithmetic: Principles, Architectures, and VLSI Design

4.3 Carry-Propagate Adders (CPA)

30

Carry-increment adder (CIA)


4 Addition

• Type a): partial CPA with fast $c_k \to c_i$ and $c_k \to s_{i-1:k}$

$$\begin{split} s_{i-1:k} &= s'_{i-1:k} + c_k \;,\; c_i = c'_i + P_{i-1:k} c_k \\ P_{i-1:k} &= p_{i-1} p_{i-2} \cdots p_k \; \text{(group propagate)} \end{split}$$

- Result is **incremented** after addition, if $c_k = 1$ [12, 11]
- *Variable* group sizes (faster) : larger groups at *end* (MSB) (balance delays $a_0 \rightarrow c_k$ and $a_k \rightarrow c_i'$)
- Part. CPA typ. is RCA, CIA (\Rightarrow multilevel CIA) or CLA
- High speed-up at medium hardware overhead
 (+ AND/bit + (incrementer + AND-OR)/group)
- Logic of CPA and incrementer can be merged [11]

$$A \approx 10n$$
, $T \approx 2.8n^{1/2}$, $AT \approx 28n^{3/2}$



Computer Arithmetic: Principles, Architectures, and VLSI Design


Carry-select adder (CSLA)

• Type a) : partial CPA with fast $c_k \to c_i$ and $c_k \to s_{i-1:k}$

$$\begin{vmatrix} s_{i-1:k} = \overline{c}_k s_{i-1:k}^0 + c_k s_{i-1:k}^1 \\ c_i = \overline{c}_k c_i^0 + c_k c_i^1 \end{vmatrix}$$

- Two CPAs compute two possible results ($c_{in} = 0/1$), group carry-in c_k selects correct one afterwards
- *Variable* group sizes (faster) : larger groups at *end* (MSB) (balance delays $a_0 \to c_k$ and $a_k \to c_i^0$)
- Part. CPA typ. is RCA, CSLA (*⇒ multil*. CSLA), or CLA
- High speed-up at high hardware overhead
 (+ MUX/bit + (CPA + MUX)/group)

$$A \approx 14n$$
, $T \approx 2.8n^{1/2}$, $AT \approx 39n^{3/2}$



Computer Arithmetic: Principles, Architectures, and VLSI Design


29

4 Addition

4.3 Carry-Propagate Adders (CPA)

Example: gate-level schematic of *carry-incr*. adder (CIA)
 only 2 different logic cells (*bit-slices*): *IHA* and *IFA*

T	4	6	10	12	14	16	18	20	22	24	26	28		38
$\max n_{group}$			2	3	4	5	6	7	8	9	10	11	•••	16
n	1	2	1	7	11	16	22	20	37	16	56	67		137




Computer Arithmetic: Principles, Architectures, and VLSI Design

Conditional-sum adder (COSA)

- Type a): optimized *multilevel CSLA* with (log n) levels (i.e. double CPAs are merged at higher levels)
- Correct sum bits $(s_{i-1:k}^0 \text{ or } s_{i-1:k}^1)$ are (**conditionally**) selected through $(\log n)$ levels of multiplexers
- Bit groups of size 2^l at level l
- Higher parallelism, more balanced signal paths
- *Highest* speed-up at *highest* hardware overhead (2 RCA + more than (log n) MUX/bit)

$$A \approx 3n \log n$$
, $T \approx 2 \log n$, $AT \approx 6n \log^2 n$




4 Addition

4.3 Carry-Propagate Adders (CPA)

Parallel-prefix adders (PPA)

- Type b): *universal* adder architecture comprising RCA, CIA, CLA, and more (i.e. entire range of *area-delay trade-offs* from slowest RCA to fastest CLA)
- Preprocessing, carry-lookahead, and postprocessing step
- Carries calculated using **parallel-prefix** algorithms
- + High regularity: suitable for synthesis and layout
- + *High flexibility*: special adders, other arithmetic operations, exchangeable prefix algorithms (i.e. speeds)
- + High performance : smallest and fastest adders


$$A \approx 5n + 3A_{\bullet}, T = 4 + 2T_{\bullet}$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

Carry-lookahead adder (CLA), traditional


- Type b): carries **looked ahead** before sum bits computed
- Typically 4-bit blocks used (e.g. standard IC SN74181)





- Hierarchical arrangement using $(\frac{1}{2} \log n)$ levels : (g'_3, p'_3) passed up, c'_0 passed down between levels
- High speed-up at medium hardware overhead

$$A \approx 14n$$
, $T \approx 4 \log n$, $AT \approx 56n \log n$



4.3 Carry-Propagate Adders (CPA)

Prefix problem

4 Addition

• Inputs (x_{n-1}, \ldots, x_0) , outputs (y_{n-1}, \ldots, y_0) , associative binary operator • [11, 13]

$$(y_{n-1}, \dots, y_0) = (x_{n-1} \bullet \dots \bullet x_0, \dots, x_1 \bullet x_0, x_0)$$
 or $y_0 = x_0, y_i = x_i \bullet y_{i-1}; i = 1, \dots, n-1$ (r.m.a.)

• Associativity of • \Rightarrow *tree structures* for evaluation :

$$\underbrace{x_{3} \bullet \left(x_{2} \bullet \left(x_{1} \bullet x_{0}\right)\right) = \left(x_{3} \bullet x_{2}\right) \bullet \left(x_{1} \bullet x_{0}\right)}_{y_{1} = Y_{1:0}^{1}}, \text{ but } y_{2} ?$$

$$\underbrace{y_{1} = Y_{1:0}^{1}}_{y_{2} = Y_{2:0}^{2}} \underbrace{y_{1} = Y_{1:0}^{1}}_{y_{3} = Y_{3:0}^{2}}$$

- Group variables $Y_{i:k}^l$: covers bits (x_k, \ldots, x_i) at level l
- Carry-propagation is prefix problem : $Y_{i:k}^l = (G_{i:k}^l, P_{i:k}^l)$

$$(G_{i:i}^{0}, P_{i:i}^{0}) = (g_{i}, p_{i})$$

$$(G_{i:k}^{l}, P_{i:k}^{l}) = (G_{i:j+1}^{l-1}, P_{i:j+1}^{l-1}) \bullet (G_{j:k}^{l-1}, P_{j:k}^{l-1}) ; k \leq j \leq i$$


$$= (G_{i:j+1}^{l-1} + P_{i:j+1}^{l-1} G_{j:k}^{l-1}, P_{i:j+1}^{l-1} P_{j:k}^{l-1})$$

$$c_{i+1} = G_{i:0}^{m} ; i = 0, \dots, n-1, l = 1, \dots, m$$

- Parallel-prefix algorithms [11]:
 - \circ multi-tree structures $(T = O(n) \to O(\log n))$
 - \circ sharing subtrees $(A = O(n^2) \to O(n \log n))$
 - \circ different algorithms trading *area* vs. *delay* (influences also from *wiring* and maximum *fan-out* FO_{max})

Prefix algorithms

- Algorithms visualized by *directed acyclic graphs* (DAG) with array structure (n bits $\times m$ levels)
- Graph *vertex* symbols :



• Performance measures :

 A_{\bullet} : graph *size* (number of black nodes)

 T_{\bullet} : graph *depth* (number of black nodes on critical path)

• *Serial*-prefix algorithm (⇒ RCA)

Computer Arithmetic: Principles, Architectures, and VLSI Design

4 Addition

- 4.3 Carry-Propagate Adders (CPA)
- *Kogge-Stone* parallel-prefix algorithm (⇒ PPA-KS)
 - o very high wiring requirements

$$A_{\bullet} \approx n \log n - n + 1 \; , \; T_{\bullet} = \lceil \log n \rceil \; , \; FO_{max} = 2$$

• *Carry-increment* parallel-prefix algorithm (⇒ CIA)

$$A_{\bullet} \approx 2n - 1.4n^{1/2} \;,\; T_{\bullet} \approx 1.4n^{1/2} \;,\; FO_{max} \approx 1.4n^{1/2}$$

Computer Arithmetic: Principles, Architectures, and VLSI Design


- *Sklansky* parallel-prefix algorithm (⇒ PPA-SK)
 - o Tree-like collection, parallel redistribution of carries

$$A_{\bullet} \approx \frac{1}{2} n \log n \; , \; T_{\bullet} = \lceil \log n \rceil \; , \; FO_{max} \approx \frac{1}{2} n$$

- *Brent-Kung* parallel-prefix algorithm (⇒ PPA-BK)
 - Traditional CLA is PPA-BK with 4-bit groups
 - o *Tree-like* redistribution of carries (fan-out tree)

$$A_{\bullet} = 2n - \lceil \log n \rceil - 2, \ T_{\bullet} = 2\lceil \log n \rceil - 2$$

$$FO_{max} \approx \log n$$



Computer Arithmetic: Principles, Architectures, and VLSI Design


4 Addition

- 4.3 Carry-Propagate Adders (CPA)
- *Mixed serial/parallel*-prefix algorithm (\Rightarrow RCA + PPA)
 - \circ linear size-depth trade-off using parameter k:


$$0 \le k \le n - 2\lceil \log n \rceil + 2$$

- $\circ k = 0$: serial-prefix graph
 - $k = n 2\lceil \log n \rceil + 1$: Brent-Kung parallel-prefix
- o fills gap between RCA and PPA-BK (i.e. CLA) in steps of single •-operations

$$A_{\bullet} = n - 1 + k$$
, $T_{\bullet} = n - 1 - k$, $FO_{max} = \text{var.}$



- Example : 4-bit *parallel-prefix* adder (PPA-SK)
 - efficient AND-OR-prefix circuit for the generate and AND-prefix circuit for the propagate signals
 - optimization: alternatingly AOI-/OAI- resp. NAND-/ NOR-gates (inverting gates are smaller and faster)
 - o can also be realized using two MUX-prefix circuits



4 Addition

4.3 Carry-Propagate Adders (CPA)

42

Multilevel adders

- *Multilevel* versions of adders of type a) possible (CSKA, CSLA, and CIA; notation: 2-level CIA = CIA-2L)
- + Delay is $O(n^{1/(m+1)})$ for m levels
- Area increase small for CSKA and CIA, high for CSLA (⇒ COSA)
- Difficult computation of optimal group sizes

Hybrid adders


- Arbitrary *combinations* of speed-up techniques possible
 hybrid/mixed adder architectures
- Often used combinations: CLA and CSLA [14]
- Pure architectures usually perform best (at gate-level)

Transistor-level adders

- Influence of *logic styles* (e.g. dynamic logic, pass-transistor logic ⇒ faster)
- + Efficient *transistor-level* implementation of ripple-carry chains (Manchester chain) [14]
- + Combinations of speed-up techniques make sense
- Much higher design effort
- Many efficient implementations exist and published

Prefix adder synthesis

• Local prefix graph transformation:



- Repeated (local) prefix transformations result in *overall minimization* of graph depth or size ⇒ which sequence ?
- Goal: minimal size (area) at given depth (delay)
- Simple *algorithm* for sequence of applied transforms : Step 1 : *prefix graph compression* (depth minimization) :

depth-decr. transforms in *right-to-left bottom-up* order

- Step 2 : *prefix graph expansion* (size minimization) : size-decreasing transforms in *left-to-right top-down* order, if allowed depth not exceeded
- *Prefix adder synthesis*: 1) generate serial-prefix graph, 2) graph compression, 3) depth-controlled graph expansion, 4) generate pre-/postprocessing and prefix logic
- + Generates *all* previous prefix graphs (except PPA-KS)
- + *Universal adder synthesis* algorithm : generates area-optimal adders for any given timing constraints [11] (including non-uniform signal arrival times)

Computer Arithmetic: Principles, Architectures, and VLSI Design

4

4 Addition

4.3 Carry-Propagate Adders (CPA)

Self-timed adders

- Average carry-propagation length: $\log n$
- + RCA is fast in average case $(\tilde{T} = O(\log n))$, slow in worst case \Rightarrow suitable for self-timed asynchronous designs [15]
- Completion detection is not trivial

Adder performance comparisons

• Standard-cell implementations, 0.8μm process

area [lambda^2] RCA 128-bit CSKA-2L 1e+07 CIA-1L CIA-2L 5 PPA-SK PPĀ-BK 32-bit ĈĹA 2 ČŌSĀ ¯ const. AT 1e+06 5 delay [ns] 10

Computer Arithmetic: Principles, Architectures, and VLSI Design

43

• Complexity comparison under the unit-gate model

adder	A	Т	AT	opt.1	syn. ²
RCA	7n	2n	$14n^{2}$	aaa	$\sqrt{}$
CSKA-1L	8n	$4n^{1/2}$	$32n^{3/2}$	aat 3	
CSKA-2L	8n	$xn^{1/3}$ 4	$xn^{4/3}$ 4	_	
CSLA-1L	14n	$2.8n^{1/2}$	$39n^{3/2}$	_	
CIA-1L	10n	$2.8n^{1/2}$	$28n^{3/2}$	att	
CIA-2L	10n	$3.6n^{1/3}$	$36n^{4/3}$	att	
CIA-3L	10n	$4.4n^{1/4}$	$44n^{5/4}$		$\sqrt{}$
PPA-SK	$\frac{3}{2}n\log n$	$2 \log n$	$3n\log^2 n$	ttt	$\sqrt{}$
PPA-BK	10n	$4 \log n$	$40n \log n$	att	
PPA-KS	$3n \log n$	$2 \log n$	$6n\log^2 n$	_	
CLA 5	14n	$4 \log n$	$56n \log n$	_	(√)
COSA	$3n \log n$	$2 \log n$	$6n\log^2 n$	_	

optimality regarding area and delay

aaa: smallest area, longest delayaat: small area, medium delayat: medium area, short delaytt: large area, shortest delay

— : not optimal

² obtained from prefix adder synthesis

³ automatic logic optimization not possible (redundancy)

⁴ exact factors not calculated

⁵ corresponds to 4-bit PPA-BK

Computer Arithmetic: Principles, Architectures, and VLSI Design

4.4 Carry-Save Adder (CSA)

a) Adds three *n*-bit operands A_0 , A_1 , A_2 performing no carry-propagation (i.e. carries are **saved**) [1]

$$(C,S) = C + S = A_0 + A_1 + A_2$$


$$2c_{i+1} + s_i = a_{0,i} + a_{1,i} + a_{2,i};$$

$$i = 0, 1, \dots, n-1 \text{ (n.)}$$

b) Adds one n-bit operand to an n-digit carry-save operand

$$(C,S)_{out} = A + (C,S)_{in}$$

- Result is in redundant carry-save format (n digits), represented by two n-bit numbers S (sum bits) and C (carry bits)
- + Parallel arrangement of n full-adders, constant delay



Multi-operand carry-save adders (m > 3)
 ⇒ adder array (linear arrangement), adder tree (tree arr.)

Computer Arithmetic: Principles, Architectures, and VLSI Design

45

47

4 Addition

4.5 Multi-Operand Adders


44


4.5 Multi-Operand Adders

• Add *three* or *more* (m > 2) *n*-bit operands, yield $(n + \lceil \log m \rceil)$ -bit result in *irredundant* number rep. [1, 2]

Array adders

- Realization by **array adders** : (see figures on next page)
 - a) linear arrangement of CPAs
 - b) linear arr. of CSAs (adder array) and final CPA
- a) and b) differ in bit arrival times at final CPA:
 ⇒ if CPA = RCA: a) and b) have same overall delay
 ⇒ if fast final CPA: uniform bit arrival times required
 ⇒ CSA array (b)
- Fast implementation: CSA array + fast final CPA (note: array of fast CPAs not efficient/necessary)





46


Computer Arithmetic: Principles, Architectures, and VLSI Design

 $T = O(m + \log n)$


4 Addition

4.5 Multi-Operand Adders

a) 4-operand CPA (RCA) array:




b) 4-operand CSA array with final CPA (RCA):




(m, 2)-compressors

$$2(c + \sum_{l=0}^{m-4} c_{out}^{l}) + s = \sum_{i=0}^{m-1} a_{i} + \sum_{l=0}^{m-4} c_{in}^{l}$$

$$c_{out}^{m-4} = (m,2)$$



- 1-bit adders (similar to (m, k)-counters) [16]
- Compresses m bits down to 2 by forwarding (m-3)intermediate carries to next higher bit position
- Is *bit-slice* of multi-operand CSA array (see prev. page)
- + No horizontal carry-propagation (i.e. $c_{in}^l \rightarrow c_{out}^k$, $\underline{k > l}$)
- Built from *full-adders* (= (3, 2)-compressor) or (4, 2)-compressors arranged in linear or tree structures
- Example : 4-operand adder using (4, 2)-compressors



4 Addition

4.5 Multi-Operand Adders

- Advantages of (4, 2)-compressors over FAs for realizing (m, 2)-compressors:
 - o higher compression rate (4:2 instead of 3:2)
 - o less deep and more regular trees

tree depth		012345678910
# operands	FA	2 3 4 6 9 13 19 28 42 63 94
# operands	(4,2)	2 4 8 16 32 64 128

• Example : (8, 2)-compressor

$$A = 42, T = 16$$

$$a_0a_1 \ a_2a_3 \ a_4a_5 \ a_6a_7$$

$$c_{out}^1 \ c_{in}^1$$

$$c_{out}^2 \ c_{in}^3$$

$$c_{out}^4 \ c_{in}^4$$

$$A = 42 , T = 12$$

$$c_{out}^{0} \qquad (4,2) \qquad c_{in}^{1}$$

$$c_{out}^{1} \qquad (4,2) \qquad c_{in}^{1}$$

$$c_{out}^{1} \qquad (4,2) \qquad c_{in}^{1}$$

$$c_{out}^{1} \qquad (4,2) \qquad c_{in}^{1}$$

$$(4,2) \qquad c_{in}^{1}$$

$$(4,2) \qquad c_{in}^{1}$$

$$(4,2) \qquad c_{in}^{1}$$


$$(4,2) \qquad c_{in}^{1}$$

50

Computer Arithmetic: Principles, Architectures, and VLSI Design

$$A = 7(m-2) T_{LIN} = 4(m-2) , T_{TREE} = 6(\lceil \log m \rceil - 1)$$

- Optimized (4, 2)-compressor:
 - o 2 full-adders merged and optimized (i.e. XORs arranged in *tree structure*)



- + same area, 25% shorter delay
- o SD-FA (signed-digit full-adder) is similar to (4, 2)-compressor regarding structure and complexity

Computer Arithmetic: Principles, Architectures, and VLSI Design

4 Addition

4.5 Multi-Operand Adders

Tree adders (Wallace tree)

- Adder tree : *n*-bit *m*-operand *carry-save adder* composed of n tree-structured (m, 2)-compressors [1, 17]
- Tree adders: fastest multi-operand adders using an adder tree and a fast final CPA

$$A = A_{(m,2)} \cdot n + A_{CPA} = O(mn + n \log n)$$

$$T = T_{(m,2)} + T_{CPA} = O(\log m + \log n)$$

Adder arrays and adder trees revisited

- Some FA can often be replaced by HA or eliminated (i.e. redundant due to constant inputs)
- Number of (irredundant) FA does not depend on adder structure, but number of HA does
- An m-operand adder accomodates (m-1) carry inputs
- Adder trees $(T = O(\log n))$ are *faster* than adder arrays (T = O(n)) at same amount of gates (A = O(mn))
- Adder trees are less regular and have more complex routing than adder arrays \Rightarrow larger area, difficult layout (i.e. limited use in layout generators)

4.6 Sequential Adders

Bit-serial adder : Sequential n-bit adder

$$A = A_{FA} + A_{FF}$$
$$T = T_{FA} + T_{FF}$$
$$L = n$$




Accumulators : Sequential m-operand adders

• With CPA

$$A = A_{CPA} + A_{REG}$$

$$T = T_{CPA} + T_{REG}$$

$$L = m$$




- With CSA and final CPA
 - o Allows higher clock rates
 - o Final CPA too slow:
 - \Rightarrow pipelining or multiple cycles for evaluation

$$A = A_{CSA} + A_{CPA} + 4A_{REG}$$

$$T = T_{CSA} + T_{REG}$$

$$L = m$$



• Mixed CSA/CPA: CSA with partial CPAs (i.e. fewer carries saved), trade-off between speed and register size

Computer Arithmetic: Principles, Architectures, and VLSI Design

54


5 Simple / Addition-Based Operations

5.2 Increment / Decrement

5.2 Increment / Decrement


Incrementer

• Adds a *single bit* c_{in} to an n-bit operand A




- Corresponds to addition with $B = 0 \ (\Rightarrow FA \rightarrow HA)$
- Example : Ripple-carry incrementer using half-adders

$$A = 3n , T = n + 1 , AT \approx 3n^2$$



or using *incrementer slices* (= half-adder)




Computer Arithmetic: Principles, Architectures, and VLSI Design

5 Simple/Addition-Based Operations

5.1 Complement and Subtraction


2's complementer (negation)

$$-A = \overline{A} + 1$$




2's complement subtractor

$$A - B = A + (-B)$$
$$= A + \overline{B} + 1$$



2's complement adder/subtractor


$$A \pm B = A + (-1)^{sub} B$$
$$= A + (B \oplus sub) + sub$$



1's complement adder

$$A + B \pmod{2^n - 1}$$

$$= A + B + c_{out}$$
(end-around carry)




Computer Arithmetic: Principles, Architectures, and VLSI Design

- 5 Simple / Addition-Based Operations
- 5.2 Increment / Decrement
- Prefix problem: $C_{i:k} = C_{i:j+1}C_{j:k} \Rightarrow AND$ -prefix struct.

$$A pprox rac{1}{2} n \log n + 2 n \; , \; T = \lceil \log n \rceil + 2 \; , \; AT pprox rac{1}{2} n \log^2 n
brace$$


Decrementer

$$(c_{out}, Z) = A - c_{in}$$



Incrementer-decrementer


$$(c_{out}, Z) = A \pm c_{in} = A + (-1)^{dec} c_{in}$$




Computer Arithmetic: Principles, Architectures, and VLSI Design

Fast incrementers

• 4-bit incrementer using *multi-input gates*:



• 8-bit *parallel-prefix* incrementer (Sklansky AND-prefix structure) :



5 Simple / Addition-Based Operations

5.3 Counting


58

5.3 Counting


Count clock cycles ⇒ counter,
 divide clock frequency ⇒ frequency divider (c_{out})

Binary counter


- Sequential in-/decrementer
- Incrementer *speed-up techniques* applicable
- Down- and up-down-counters using decrementers / incrementer-decrementers



• Example : Ripple-carry up-counter using counter slices (= HA + FF), c_{in} is count enable



 Asynchronous counter using toggle-flip-flops (lower toggle rate ⇒ lower power)



Computer Arithmetic: Principles, Architectures, and VLSI Design

Gray incrementer

• Increments in Gray number system

$$c_0 = a_{n-1} \oplus a_{n-2} \oplus \cdots \oplus a_0 \text{ (parity)}$$

$$c_{i+1} = \overline{a_i} c_i \text{ ; } i = 0, \dots, n-3 \text{ (r.m.a.)}$$

$$z_0 = \overline{a_0} \oplus c_0$$

$$z_i = a_i \oplus a_{i-1} c_{i-1} \text{ ; } i = 1, \dots, n-2$$

$$z_{n-1} = a_{n-1} \oplus c_{n-2}$$

• $Prefix problem \Rightarrow AND$ -prefix structure

Computer Arithmetic: Principles, Architectures, and VLSI Design

57

5 Simple / Addition-Based Operations

5.3 Counting


• Fast divider (T = O(1)) using delayed-carry numbers (irredundant carry-save represention of -1 allows using fast carry-save incrementer) [8]

Gray counter


• Counter using Gray incrementer

Ring counters

• Shift register connected to ring:



- State is *not encoded* \Rightarrow *n* FF for counting *n* states
- Must be *initialized* correctly (e.g. 00 01)
- Applications:
 - o fast dividers (no logic between FF)
- o state counter for *one-hot coded* FSMs
- Johnson / twisted-ring counter (inverted feed-back) :



 \circ n FF for counting 2n states

5.4 Comparison, Coding, Detection

Comparison operations

$$EQ = (A = B)$$
 (equal)

$$NE = (A \neq B) = \overline{EQ}$$
 (not equal)

$$GE = (A \geq B)$$
 (greater or equal)

$$LT = (A < B) = \overline{GE}$$
 (less than)

$$GT = (A > B) = GE \cdot \overline{EQ}$$
 (greater than)

$$LE = (A \leq B) = \overline{GT} = \overline{GE} + EQ$$
 (less or equal)

Equality comparison

$$EQ = (A = B)$$

$$eq_{i+1} = (a_i = b_i) eq_i$$

$$= (a_i \odot b_i) eq_i;$$

$$i = 0, \dots, n-1$$

$$eq_0 = 1, EQ = eq_n \text{ (r.s.a.)}$$

Magnitude comparison

$$GE = (A \ge B)$$

$$ge_{i+1} = (a_i > b_i) + (a_i = b_i) ge_i$$

= $a_i \overline{b}_i + (a_i \odot b_i) ge_i$; $i = 0, ..., n-1$
 $ge_0 = 1$, $GE = ge_n$ (r.s.a.)

Computer Arithmetic: Principles, Architectures, and VLSI Design


 $5\ Simple / Addition\text{-}Based\ Operations$

5.4 Comparison, Coding, Detection

Decoder

• Decodes binary number $A_{n-1:0}$ to vector $Z_{m-1:0}$ $(m=2^n)$

$$z_i = \begin{cases} 1 & \text{if } A = i \\ 0 & \text{else} \end{cases}$$
; $i = 0, \dots, m-1$




Encoder

• Encodes vector $A_{m-1:0}$ to binary number $Z_{n-1:0}$ $(m=2^n)$ (condition: $\exists i \ \forall k \mid \text{if } k=i \text{ then } a_k=1 \text{ else } a_k=0)$

$$Z = i \text{ if } a_i = 1 ; i = 0, \dots, m-1$$
 $Z = \log_2 A$








(note: connections according to PPA-SK)


62

Computer Arithmetic: Principles, Architectures, and VLSI Design

Comparators

• Subtractor (A - B):






$$A_{RCA}=7n$$
, $T_{RCA}=2n$ or $A_{PPA-KS}\approx \frac{3}{2}n\log n$, $T_{PPA-KS}\approx 2\log n$

- Optimized comparator:
 - \circ removing *redundancies* in subtractor (unused s_i)
 - \circ *single-tree* structure \Rightarrow speed-up at *no* cost :

$$A = 6n$$
, $T_{LIN} = 2n$, $T_{TREE} \approx 2 \log n$

• example : ripple comparator using *comparator slices*



5 Simple / Addition-Based Operations


5.4 Comparison, Coding, Detection

Detection operations

• All-zeroes detection : $z = \overline{a_{n-1} + a_{n-2} + \cdots + a_0}$ All-ones detection : $z = a_{n-1}a_{n-2} \cdots a_0$ (r.s.a.)

$$A = n \; , \; T = \log n$$

- Leading-zeroes detection (LZD):
 - o for scaling, normalization, priority encoding
 - a) non-encoded output:



- \circ prefix problem (r.m.a.) \Rightarrow AND-prefix structure
- b) encoded output: + encoder
- signed numbers : + leading-ones detector (LOZ)

5.5 Shift, Extension, Saturation

Shift: a) *shift* n-bit vector by k bit positions

b) select n out of more bits at position k

• also: *logical* (= unsigned), *arithmetic* (= signed)

Rotation by k bit positions, n constant (logic operation)

Extension of word lengths by k bits $(n \to n + k)$ (i.e. sign-extension for signed numbers)

Saturation to highest/lowest value after *over-/underflow*

shift a)	un-	1.	$a_{n-2},\ldots,a_0,\underline{0}$	sll
	signed	r.	$\underline{0}, a_{n-1}, \ldots, a_1$	srl
	signed	1.	$a_{n-1}, \qquad a_{n-3}, \ldots, a_0, \underline{0}$	sla
		r.	$a_{n-1}, \underline{a_{n-1}}, a_{n-2}, \ldots, a_1$	sra
shift b)	unsigne	ed	a_{n+k-1}, \ldots, a_k	
	signed		$a_{2n-1}, a_{n+k-2}, \dots, a_k$	
rotate		1.	$a_{n-2},\ldots,a_0,\underline{a_{n-1}}$	rol
		r.	$\underline{a_0}, a_{n-1}, \ldots, a_1$	ror
extend	un-	1.	$\underline{0}, a_{n-1}, \ldots, a_0$	
	signed	r.	$a_{n-1},\ldots,a_0,\underline{0}$	
	signed	1.	$a_{n-1}, \underline{a_{n-1}}, a_{n-2}, \dots, a_0$	
		r.	$a_{n-1}, \qquad a_{n-2}, \ldots, a_0, \underline{0}$	
saturate	unsigne	ed	a_{n-1},\ldots,a_{n-1}	
	signed		$a_{n-1}, \overline{a}_{n-1}, \ldots, \overline{a}_{n-1}$	
Computer Arithr	netic: Princi	ples,	Architectures, and VLSI Design	64

5 Simple / Addition-Based Operations

5.6 Addition Flags

66

5.6 Addition Flags

flag	formula	description
C	c_n	carry flag
V	$c_n \oplus c_{n-1}$	signed overflow flag
	$a_n b_n \overline{s}_n + \overline{a}_n \overline{b}_n s_n$	
Z	$\forall i: s_i = 0$	zero flag
N	s_{n-1}	negative flag, sign

Implementation of adder with flags

C, N :for free

V: fast c_n , c_{n-1} computed by e.g. PPA \Rightarrow very *cheap*

Z: a) $c_{in} = 1$ (subtract.) : $Z = (A = B) = P_{n-1:0}$ (of PPA)

b) $c_{in} = 0/1$:

1)
$$Z = \overline{s_{n-1} + s_{n-2} + \dots + s_0} \quad \text{(r.s.a.)}$$

$$A = A_{CPA} + n , T_Z = T_{CPA} + \lceil \log n \rceil$$

2) • faster without final sum (i.e. carry prop.) [18]

• example:
$$\begin{array}{c|c} 01001 & |1|000 \\ + & 10110 & |1|00 \\ \hline = & 00000 & |0|00 \end{array}$$

$$\begin{vmatrix} z_0 = ((a_0 \oplus b_0) \odot c_{in}) \\ z_i = ((a_i \oplus b_i) \odot (a_{i-1} + b_{i-1})) \\ Z = z_{n-1} z_{n-2} \cdots z_0 ; i = 0, \dots, n-1 \text{ (r.s.a.)}$$

$$A = A_{CPA} + 3n , T_Z = 4 + \lceil \log n \rceil$$

Computer Arithmetic: Principles, Architectures, and VLSI Design

• Applications:


- o adaption of magnitude (shift a)) or word length (extension) of operands (e.g. for addition)
- o multiplication/division by multiples of 2 (shift)
- logic bit/byte operations (shift, rotation)
- o scaling of numbers for word-length reduction (i.e. ignore leading zeroes, shift b)) or *normalization* (e.g. of floating-point numbers, shift a)) using LZD
- o reducing error after over-/underflow (saturation)
- Implementation of shift/extension/rotation by

o constant values: hard-wired

o variable values : multiplexers

 \circ *n* possible values : *n*-by-*n* barrel-shifter/rotator

• Example : 4-by-4 barrel-rotator



5.6 Addition Flags


Basic and derived condition flags

5 Simple / Addition-Based Operations

a a m disi a m	400		formula	
condition	flag	unsigned	signed	
operation:	S = A + B	(+) or	S = A - B (-)	
S = 0	zero	Z	Z	
S < 0	negative		N	
$S \ge 0$	positive	_	\overline{N}	
S > max	overflow	C(+)	$V\overline{C}$	
S < min	underflow	\overline{C} (-)	VC	
operation:	A - B			
A = B	EQ	Z	Z	
$A \neq B$	NE	\overline{Z}	\overline{Z}	
$A \ge B$	GE	C	$\overline{N} \overline{V} + NV$	
A > B	GT	$C\overline{Z}$	$(\overline{N}\overline{V} + NV)\overline{Z}$	
A < B	LT	\overline{C}	$N\overline{V} + \overline{N}V$	
$A \leq B$	LE	$\overline{C} + Z$	$N\overline{V} + \overline{N}V + Z$	

• Unsigned and signed addition/subtraction only differ with respect to the condition flags

5.7 Arithmetic Logic Unit (ALU)



ALU operations

	add	$A+B+c_{in}$	sub	$A-B-c_{in}$
arithmetic	inc	A+1	dec	A-1
	pass	A	neg	-A
	and	a_ib_i	nand	$\overline{a_i b_i}$
logic	or	$a_i + b_i$	nor	$\overline{a_i + b_i}$
logic	xor	$a_i \oplus b_i$	xnor	$a_i \odot b_i$
	pass	a_i	not	$\overline{a_i}$
shift/	sll *	$A \ll 1$	srl *	$A\gg 1$
rotate	sla *	$A \ll_a 1$	sra *	$A \gg_a 1$
Totale	rol *	$A \ll_r 1$	ror *	$A \gg_r 1$

* s/ro : shift/rotate ; l/r : left/right ;

1/a: logic (unsigned) / arithmetic (signed)

• Logic of adder/subtractor can partly be *shared* with logic operations


Computer Arithmetic: Principles, Architectures, and VLSI Design


6 Multiplication

6.1 Multiplication Basics

Sequential multipliers:

partial products generated and added *sequentially* (using *accumulator*)






Array multipliers:

partial products generated and added *simultaneously* in linear array (using *array adder*)


$$A = O(n^2) , T = O(n)$$



Parallel multipliers:

partial products generated in *parallel* and added *subsequently* in multi-operand adder (using *tree adder*)

$$A = O(n^2) , T = O(\log n)$$



Signed multipliers:

- a) *complement* operands before and result after multiplication ⇒ *unsigned* multiplication
- b) direct implementation (dedicated multiplier structure)

Computer Arithmetic: Principles, Architectures, and VLSI Design

6 Multiplication

6.1 Multiplication Basics

- Multiplies two n-bit operands A and B [1, 2]
- Product P is (2n)-bit unsigned number or (2n-1)-bit signed number
- Example: unsigned multiplication

$$P = A \cdot B = \sum_{i=0}^{n-1} a_i 2^i \cdot \sum_{j=0}^{n-1} b_j 2^j = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} a_i b_j 2^{i+j} \text{ or}$$

$$P_i = a_i \cdot B , P = \sum_{i=0}^{n-1} P_i 2^i ; i = 0, \dots, n-1 \text{ (r.s.a.)}$$

Algorithm

- 1) Generation of n partial products P_i
- 2) Adding up partial products:
 - a) sequentially (sequential shift-and-add),
 - b) serially (combinational shift-and-add), or
 - c) in parallel

Speed-up techniques

- Reduce number of partial products
- Accelerate addition of partial products

Computer Arithmetic: Principles, Architectures, and VLSI Design

6

6 Multiplication

6.2 Unsigned Array Multiplier


6.2 Unsigned Array Multiplier

• Braun multiplier: array multiplier for unsigned numbers

$$P = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} a_i b_j 2^{i+j}$$

$$A = 8n^2 - 11n$$

$$T = 6n - 9$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

6.3 Signed Array Multipliers

Modified Braun multiplier

• Subtract bits with negative weight ⇒ special FAs [1]

1 neg. bit:
$$-a + b + c_{in} = 2c_{out} - s$$

2 neg. bits: $a - b - c_{in} = -2c_{out} + s$

• Replace FAs in regions
①, ②, and ③ by :
(input a at mark •)

$$s = a \oplus b \oplus c_{in}$$
$$c_{out} = \overline{a}b + \overline{a}c_{in} + bc_{in}$$

• Otherwise exactly *same structure* and *complexity* as Braun multiplier ⇒ efficient and flexible

Baugh-Wooley multiplier

• *Arithmetic transformations* yield the following partial products (two additional ones):

Less efficient and regular than modified Braun multiplier

Computer Arithmetic: Principles, Architectures, and VLSI Design

,

6 Multiplication

6.4 Booth Recoding

- Applicable to sequential, array, and parallel multipliers
- – *additional* recoding logic and *more* complex partial product generation (MUX for shift, XOR for negation)

$$A: +8n$$
$$T: +7$$

- + adder array/tree cut in half
- \Rightarrow considerably *smaller* (array and tree)

A:/2

 \Rightarrow much *faster* for adder arrays

T:/2

 \Rightarrow *slightly* or *not* faster for adder trees

T:-0

74

• *Negative* partial products (avoid *sign-extension*):

$$\underbrace{\mathbf{p_3} \ \mathbf{p_3} \ \mathbf{p_3}}_{\text{ext. sign}} \ \mathbf{p_3} \ p_2 \ p_1 \ p_0 = 0 \ 0 \ 0 \ -\mathbf{p_3} \ p_2 \ p_1 \ p_0 \\ = 1 \\ +1 \ 1 \ 1 \ \overline{\mathbf{p}_3} \ p_2 \ p_1 \ p_0$$

- Suited for *signed* multiplication (incl. Booth recod.)
- Extend A for *unsigned* multiplication : $a_n = 0$
- Radix-8 (3-bit recoding) and higher radices: precomputing $3B, \ldots \Rightarrow$ larger overhead

6.4 Booth Recoding

• Speed-up technique: reduction of partial products

Sequential multiplication


- Minimal (or canonical) signed-digit (SD) represent. of A
- + *One cycle* per non-zero partial product (i.e. $\forall a_i \mid a_i \neq 0$)
- *Negative* partial products
- Data-dependent reduction of partial products and latency

Combinational multiplication

- Only fixed reduction of partial product possible
- Radix-4 modified Booth recoding : 2 bits recoded to one multiplier digit $\Rightarrow n/2$ partial products

$$A = \sum_{i=0}^{n/2} \underbrace{(a_{2i-1} + a_{2i} - 2a_{2i+1})}_{\{-2,-1,0,+1,+2\}} 2^{2i}; \ a_{-1} = 0$$

a_{2i+1}	a_{2i}	a_{2i-1}	P_i
0	0	0	+ 0
0	0	1	+ B
0	1	0	+ B
0	1	1	+2B
1	0	0	-2B
1	0	1	-B
1	1	0	-B
1	1	1	- 0
		ļi.	ļ.



Computer Arithmetic: Principles, Architectures, and VLSI Design

73

6 Multiplication

6.6 Multiplier Implementations

6.5 Wallace Tree Addition

• Speed-up technique: fast partial product addition

$$A = O(n^2) \;,\; T = O(\log n)$$

- Applicable to *parallel multipliers*: parallel partial product generation (normal or Booth recoded)
- Irregular adder tree (Wallace tree) due to different number of bits per column
 - ⇒ irregular wiring and/or layout
 - ⇒ non-uniform bit arrival times at final adder

6.6 Multiplier Implementations

- Sequential multipliers :
 - o low performance, small area, resource sharing (adder)
- Braun or Baugh-Wooley multiplier (array multiplier):
 - o medium performance, high area, high regularity
 - \circ *layout generators* \Rightarrow data paths and macro-cells
 - \circ simple *pipelining*, *faster* CPA \Rightarrow higher speed
- Booth-Wallace multiplier (parallel multiplier) [9]:
 - \circ *high* performance, *high* area, *low* regularity
 - o custom multipliers, netlist generators
 - o often *pipelined* (e.g. register between CSA-tree and CPA)
- Signed-unsigned multiplier: signed multiplier with operands extended by 1 bit $(a_n = a_{n-1}/0, b_n = b_{n-1}/0)$

6.7 Composition from Smaller Multipliers

• $(2n \times 2n)$ -bit multiplier can be *composed* from 4 $(n \times n)$ -bit multipliers (can be repeated recursively)

$$A \cdot B = (A_H 2^n + A_L) \cdot (B_H 2^n + B_L)$$

= $A_H B_H 2^{2n} + (A_H B_L + A_L B_H) 2^n + A_L B_L$

- 4 $(n \times n)$ -bit multipliers + (2n)-bit CSA + (3n)-bit CPA
- $\begin{array}{c|c}
 \hline A_H \cdot B_L \\
 \hline A_H \cdot B_H \middle| A_L \cdot B_L \\
 \hline A_L \cdot B_H \middle|
 \end{array}$
- less efficient (area and speed)
- speed) $A_L \cdot I$

6.8 Squaring

• $P = A^2 = AA$: multiplier *optimizations* possible

					a_0a_3	$\mathbf{a_0}\mathbf{a_2}$	a_0a_1	a_0
				a_1a_3	a_1a_2	a_1	a_1a_0	
			$a_{2}a_{3}$	a_2	a_2a_1	$\mathbf{a_2}\mathbf{a_0}$	-	
	+	a_3	a_3a_2	a_3a_1	a_3a_0			
		a_2a_3	a_1a_3	a_0a_3	a_0a_2	a_0a_1		a_0a_0
\rightarrow		a_3a_3		a_1a_2		a_1a_1		
	+			a_2a_2				
	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0

- + $(\lfloor n/2 \rfloor + 1)$ partial products (if no Booth recoding used) \Rightarrow optimized squarer *more efficient* than multiplier
- Table look-up (ROM) less efficient for every n

Computer Arithmetic: Principles, Architectures, and VLSI Design

7 Division / Square Root Extraction

7.3 Non-Restoring Division

7.2 Restoring Division

$$q_i = \begin{cases} 1 & \text{if } R_{i+1} - B2^i \ge 0 \\ 0 & \text{if } R_{i+1} - B2^i < 0 \end{cases}$$

$$\begin{array}{c|c} i & R_{i+1} - B2^i < 0: & q_i = 0 \; , \, R_i = \underline{R_{i+1}} \quad \text{(restored)} \\ i - 1 & \underline{R_{i+1}} - B2^{i-1} \geq 0: q_{i-1} = 1 \; , \, R_{i-1} = \underline{R_{i+1} - B2^{i-1}} \end{array}$$

7.3 Non-Restoring Division

$$q_i' = \begin{cases} 1 & \text{if } R_{i+1} \ge 0\\ -1 = \overline{1} & \text{if } R_{i+1} < 0 \end{cases}$$

$$\begin{array}{c|c} i & R_{i+1} \geq 0: & q_i' = 1 \; , \, R_i = \underline{R_{i+1} - B2^i} \\ i - 1 \left| \underline{R_{i+1} - B2^i} < 0: q_{i-1}' = \overline{1} \; , \, R_{i-1} = \underline{R_{i+1} - B2^i} \\ & + B2^{i-1} = \underline{R_{i+1} - B2^{i-1}} \end{array} \right.$$

- One subtraction/addition (CPA) per step
- Final correction step for R (additional CPA)
- Simple quotient digit *conversion*: (note: q'_i irredundant)


$$\begin{vmatrix} q_i' \in \{\overline{1}, 1\} & \to & q_i \in \{0, 1\} : q_i = \frac{1}{2}(q_i' + 1) \\ Q = (\overline{q_{n-1}}, q_{n-2}, q_{n-3}, \dots, q_0, 1) \end{vmatrix}$$

$$A = (n+1)A_{CPA}$$

$$= O(n^2) \text{ or } O(n^2 \log n)$$

$$T = (n+1)T_{CPA}$$

$$= O(n^2) \text{ or } O(n \log n)$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

7 Division / Square Root Extraction

7.1 Division Basics

$$\frac{A}{B} = Q + \frac{R}{B}$$

$$A = Q \cdot B + R; R < B$$

$$R = A \text{ rem } B \text{ (remainder)}$$

- $A \in [0, 2^{2n} 1]$, $B, Q, R \in [0, 2^n 1]$, $B \neq 0$
- $Q < 2^n \to A < 2^n B$, otherwise *overflow* \Rightarrow *normalize* B before division $(B \in [2^{n-1}, 2^n - 1])$

Algorithms (radix-2)

- Subtract-and-shift: partial remainders R_i [1, 2]
- Sequential algorithm : recursive, f non-associative

$$q_i = \left(R_{i+1} \ge 2^i B \right) , \ R_i = R_{i+1} - q_i 2^i B$$

 $R_n = A , \ R = R_0 ; \ i = n-1, \dots, 0 \quad \text{(r.m.n.)}$

Basic algorithm: compare and conditionally subtract
⇒ expensive comparison and CPA

Restoring division: subtract and conditionally restore (adder or multiplexer) \Rightarrow expensive CPA and restoring

Non-restoring division: *detect sign*, *subtract/add*, and *correct* by next steps ⇒ expensive CPA

SRT division: *estimate range*, *subtract/add* (CSA), and *correct* by next steps ⇒ inexpensive CSA

Computer Arithmetic: Principles, Architectures, and VLSI Design

77

7 Division / Square Root Extraction


7.4 Signed Division

7.4 Signed Division

$$q_i' = \begin{cases} \frac{1}{1} & \text{if } R_{i+1}, B \text{ same sign} \\ \frac{1}{1} & \text{if } R_{i+1}, B \text{ opposite sign} \end{cases}$$

• Example : signed non-restoring **array divider** (simplifications: B > 0, final correction of R omitted)

$$A = 9n^2$$
, $T = 2n^2 + 4n$



Computer Arithmetic: Principles, Architectures, and VLSI Design

7.5 SRT Division (Sweeney, Robertson, Tocher)

$$q'_{i} = \begin{cases} 1 & \text{if} \quad B2^{i} \leq R_{i+1} \\ 0 & \text{if} \quad -B2^{i} \leq R_{i+1} < B2^{i} \\ \overline{1} & \text{if} \end{cases}, q'_{i} \text{ is SD number}$$

• If $2^{n-1} \le B < 2^n$, i.e. B is normalized:

$$\Rightarrow -B2^{i} \le -2^{n+i-1} \le R_{i+1} < 2^{n+i-1} \le B2^{i}$$

$$\Rightarrow \boxed{ q_i' = \begin{cases} 1 & \text{if} \quad 2^{n+i-1} \le R_{i+1} \\ 0 & \text{if} \quad -2^{n+i-1} \le R_{i+1} < 2^{n+i-1} \\ \overline{1} & \text{if} & R_{i+1} < -2^{n+i-1} \end{cases} }$$


- + Only 3 MSB are compared $\Rightarrow q'_i$ are estimated \Rightarrow CSA instead of CPA can be used (precise enough) [19]
- Correction in following steps (+ final correction step)
- Redundant representation of q'_i (SD representation) \Rightarrow final conversion necessary (CPA)
- + Highly regular and fast (O(n)) SRT array dividers \Rightarrow only slightly slower/larger than array multipliers

$$A = nA_{CSA} + 2A_{CPA}$$

$$= O(n^2)$$

$$T = nT_{CSA} + T_{CPA}$$

$$= O(n)$$



Computer Arithmetic: Principles, Architectures, and VLSI Design

82

7 Division / Square Root Extraction

7.8 Remainder / Modulus

Division by reciprocation

$$Q = \frac{A}{B} = A \cdot \frac{1}{B}$$

• Newton-Raphson iteration method :

find
$$f(X) = 0$$
 by recursion $X_{i+1} = X_i - \frac{f(X_o)}{f'(X_i)}$

- $f(X) = \frac{1}{X} B$, $f'(X) = -\frac{1}{X^2}$, $f(\frac{1}{B}) = 0$
- Algorithm:

$$X_{i+1} = X_i \cdot (2 - B \cdot X_i) \; ; \; i = 0, \dots, m-1$$

 $X_0 = B \; , \; Q = X_m \; \text{ (r.s.n.)}$

- Quadratic convergence : $L = O(\log n)$
- Speed-up: first approximation X_0 from table

7.8 Remainder / Modulus

Remainder (rem): signed remainder of a division

$$R = A \text{ rem } B = A - \lfloor A/B \rfloor \cdot B \text{ , } \operatorname{sign}(R) = \operatorname{sign}(A)$$

Modulus (mod): positive remainder of a division

$$M = A \bmod B$$
, $M \ge 0$, $M = \begin{cases} R & \text{if } A \ge 0 \\ R + B & \text{else} \end{cases}$

Computer Arithmetic: Principles, Architectures, and VLSI Design

7.6 High-Radix Division

- Radix $\beta=2^m$, $q_i'\in\{\overline{\beta-1},\ldots,\overline{1},0,1,\ldots,\beta-1\}$
- m quotient bits per step \Rightarrow fewer, but more complex steps
- + Suitable for *SRT* algorithm \Rightarrow *faster*
- Complex comparisons (more bits) and decisions
 ⇒ table look-up (⇒ Pentium bug!)

7.7 Division by Multiplication

Division by convergence

$$Q = \frac{A}{B} = \frac{A \cdot R_0 R_1 \cdots R_{m-1}}{B \cdot R_0 R_1 \cdots R_{m-1}} \rightarrow \frac{A \cdot \frac{1}{B}}{B \cdot \frac{1}{B}} = \frac{Q}{1} \text{ resp. } \frac{Q}{2^n}$$

•
$$B_{i+1} = B_i \cdot R_i = \underbrace{2^n (1-y)}_{B_i} \cdot \underbrace{(1+y)}_{R_i} = \underbrace{2^n (1-y^2)}_{>B_i, \to 2^n},$$

 $y = 1 - B_i 2^{-n}, R_i = 2 - B_i 2^{-n} = \overline{B}_i + 1 \text{ (signed)}$

• Quadratic convergence : $L = \lceil \log n \rceil$

Computer Arithmetic: Principles, Architectures, and VLSI Design

81

7 Division / Square Root Extraction

7.9 Divider Implementations

7.9 Divider Implementations

- Iterative dividers (through multiplication):
 - o resource sharing of existing components (multiplier)
 - o medium performance, medium area
 - o high efficiency if components are shared
- Sequential dividers (restoring, non-restoring, SRT):
 - o resource sharing of existing components (e.g. adder)
 - o low performance, low area
- Array dividers (restoring, non-restoring, SRT):
 - o dedicated hardware component
 - o high performance, high area
 - \circ high regularity \Rightarrow layout generators, pipelining
 - o square root extraction possible by minor changes
 - o combination with multiplication or/and square root
- No *parallel* dividers exist, as compared to parallel multipliers (sequential nature of division)

7.10 Square Root Extraction

$$\boxed{\sqrt{A-R} = Q} \qquad \boxed{A = Q^2 + R}$$

• $A \in [0, 2^{2n} - 1], Q \in [0, 2^n - 1]$

Algorithm

- Subtract-and-shift: partial remainders R_i and quotients $Q_i = Q_{i+1} + q_i 2^i = (q_{n-1}, \dots, q_i, 0, \dots, 0)$ [1]
- $Q_i^2 = (Q_{i+1} + q_i 2^i)^2 = Q_{i+1}^2 + q_i 2^i (2Q_{i+1} + q_i 2^i)$

$$q_{i} = \left(R_{i+1} \ge 2^{i} \left(2Q_{i+1} + 2^{i}\right)\right), \ Q_{i} = Q_{i+1} + q_{i}2^{i}$$


$$R_{i} = R_{i+1} - q_{i}2^{i} \left(2Q_{i+1} + q_{i}2^{i}\right); \ i = n - 1, \dots, 0$$

$$R_{n} = A, \ Q_{n} = 0, \ R = R_{0}, \ Q = Q_{0} \quad \text{(r.m.n.)}$$

Implementation

- + Similar to *division* ⇒ *same algorithms* applicable (restoring, non-restoring, SRT, high-radix)
- + Combination with division in same component possible
- Only triangular array required (step $i: q_{k < i} = 0$)





Computer Arithmetic: Principles, Architectures, and VLSI Design

8

8 Elementary Functions

8.2 Integer Exponentiation

8.2 Integer Exponentiation

- Approximated exponentiation : $x^y = e^{y \ln x} = 2^{y \log x}$
- Base-2 integer exponentiation : $2^A = (\dots, 0, \underbrace{1,}_A, 0, \dots)$
- *Integer* exponentiation (exact) :

$$A^{B} = \underbrace{A \cdot A \cdots A}_{B \times} \qquad \boxed{L = 0 \cdots 2^{n} - 1 \ (!)}$$

Applications: modular exponentiation $A^B \pmod{C}$ in cryptographic algorithms (e.g. IDEA, RSA)

Algorithms: square-and-multiply

a)
$$E = A^B = A^{b_{n-1}2^{n-1} + \dots + b_1 2 + b_0}$$

= $A^{2^{n-1}b_{n-1}} \cdot A^{2^{n-2}b_{n-2}} \cdot \dots A^{4b_2} \cdot A^{2b_1} \cdot A^{b_0}$

$$E_i = P_i^{b_i} \cdot E_{i-1}, \ P_{i+1} = P_i^2; \ i = 0, \dots, n-1$$

 $E_{-1} = 1, \ P_0 = A, \ E = E_{n-1}$ (r.s.n.)

$$A=2A_{MUL}$$
 , $T=T_{MUL}$, $L=n$ or $A=A_{MUL}$, $T=T_{MUL}$, $L=2n$

8 Elementary Functions

- Exponential function : $e^x (\exp x)$
- Logarithm function : $\ln x$, $\log x$
- Trigonometric functions : $\sin x$, $\cos x$, $\tan x$
- *Inverse trig.* functions : $\arcsin x$, $\arccos x$, $\arctan x$
- *Hyperbolic* functions : $\sinh x$, $\cosh x$, $\tanh x$

8.1 Algorithms

- Table look-up: inefficient for large word lengths [5]
- Taylor series expansion: complex implementation
- Polynomial and rational approximations [1, 5]
- Shift-and-add algorithms [5]
- *Convergence algorithms* [1, 2]:
 - o similar to division-by-convergence
 - two (or more) *recursive formulas*: one formula converges to a constant, the other to the result
- *Coordinate rotation* (CORDIC) [2, 5, 20] :
 - o 3 equations for x-, y-coordinate, and angle
 - computes all elementary functions by proper input settings and choice of modes and outputs
 - o simple, *universal* hardware, small look-up table

Computer Arithmetic: Principles, Architectures, and VLSI Design

85

87

8 Elementary Functions

8.3 Integer Logarithm

b)
$$E = A^B = A^{b_{n-1}2^{n-1} + \dots + b_1 2 + b_0}$$

= $(\dots (\underline{(A^{b_{n-1}})^2 \cdot A^{b_{n-2}})^2} \dots A^{b_1})^2 \cdot A^{b_0}$

$$E_i = E_{i+1}^2 \cdot A^{b_i} \; ; \; i = n-1, \dots, 0$$

 $E_n = 1 \; , \; E = E_0 \; \; \text{(r.s.n.)}$

$$A = A_{MUL} , T = T_{MUL} , L = 2(n-1)$$

8.3 Integer Logarithm

$$Z = \lfloor \log_2 A \rfloor$$


- For detection/comparison of order of magnitude
- Corresponds to *leading-zeroes detection* (LZD) with encoded output

9 VLSI Design Aspects

9.1 Design Levels

Transistor-level design

- Circuit and layout designed by hand (full custom)
- Low design efficiency
- High circuit performance : high speed, low area
- *High* flexibility : choice of architecture and logic style
- Transistor-level circuit optimizations:
 - logic style: static vs. dynamic logic, complementary CMOS vs. pass-transistor logic
 - o special arithmetic circuits: better than with gates



Computer Arithmetic: Principles, Architectures, and VLSI Design

9.2 Synthesis

9 VLSI Design Aspects9.2 Synthesis

High-level synthesis

- Synthesis from *abstract*, *behavioral* hardware description (e.g. data dependency graphs) using e.g. VHDL
- Involves *architectural synthesis* and *arithmetic transformations*
- High-level synthesis is still in the *beginnings*

Low-level synthesis

- Layout and netlist generators
- Included in *libraries* and *synthesis tools*
- Low-level synthesis is state-of-the-art
- Basis for efficient ASIC design
- Limited *diversity* and *flexibility* of library components

Circuit optimization

- Efficient optimization of *random logic* is state-of-the-art
- Optimization of entire arithmetic circuits is not feasible
 ⇒ only local optimizations possible
- Logic optimization *cannot* replace the synthesis of efficient arithmetic circuit structures using *generators*

Gate-level design

- *Cell-based* design techniques : standard-cells, gate-array/ sea-of-gates, field-programmable gate-array (FPGA)
- Circuit implemented by *hand* or by *synthesis* (library)
- Layout implemented by automated *place-and-route*
- *Medium* to *high* design efficiency
- *Medium* to *low* circuit performance
- Medium to low flexibility: full choice of architecture

Block-level design

- Layout blocks and netlists from parameterized automatic *generators* or *compilers* (library)
- High design efficiency
- *Medium* to *high* circuit performance
- Low flexibility: limited choice of architectures
- *Implementations* :

data-path: bit-sliced, bus-oriented layout (array of cells: n bits \times m operations), implementation of entire data paths, medium performance, medium diversity

macro-cells: *tiled* layout, *fixed/single*-operation components, *high* performance, *small* diversity

portable netlists : \Rightarrow gate-level design

Computer Arithmetic: Principles, Architectures, and VLSI Design

89

9 VLSI Design Aspects

9.3 VHDL

9.3 VHDL

Arithmetic types: unsigned, signed (2's complement)

Arithmetic packages

- numeric_bit, numeric_std (IEEE standard 1076.3), std_logic_arith (Synopsys)
- contain overloaded arithmetic operators and resizing / type conversion routines for unsigned, signed types

Arithmetic operators (VHDL'87/93) [21]

Synthesis

90

• Typical *limitations* of synthesis tools :

/, mod, rem: both operands must be constant or divisor must be a power of two

**: for power-of-two bases only

• Variety of arithmetic components provided in *separate libraries* (e.g. DesignWare by Synopsys)

Resource sharing

- *Sharing* one resource for multiple operations
- Done *automatically* by some synthesis tools
- Otherwise, appropriate coding is necessary:
 - a) S <= A + C when SELA = '1' else B + C; $\Rightarrow 2 \text{ adders} + 1 \text{ multiplexer}$ b) T <= A when SELA = '1' else B; $\text{S <= T + C}; \Rightarrow 1 \text{ multiplexer} + 1 \text{ adder}$

Coding & synthesis hints

• Addition : single adder with carry-in/carry-out :

 Synthesis: check synthesis result for allocated arithmetic units ⇒ code sanity check, control of circuit size

VHDL library of arithmetic units

• *Structural, synthesizable VHDL code* for most circuits described in this text is found in [22]

Computer Arithmetic: Principles, Architectures, and VLSI Design

92

94

9 VLSI Design Aspects

9.4 Performance

Low power

Power-related properties of arithmetic circuits:

• High *glitching activity* due to high bit dependencies and large logic depth

Power reduction in arithmetic circuits [23]:

- Reduce the *switched capacitance* by choosing an *area efficient* circuit architecture
- Allow for *lower supply voltage* by *speeding up* the circuitry
- Reduce the *transition activity*:
 - apply stable inputs while circuit is not in use (⇒ disabling subcircuits)
 - reduce glitching transitions by balancing signal paths (partly done by speed-up techniques, otherwise difficult to realize)
 - reduce *glitching transitions* by reducing *logic depth* (pipelining)
 - o take advantage of correlated data streams
 - choose appropriate number representations (e.g. *Gray codes* for counters)

9.4 Performance

Pipelining

- Pipelining is basically possible with every combinational circuit ⇒ higher throughput
- Arithmetic circuits are *well suited* for pipelining due to high regularity
- Pipelining of arithmetic circuits can be *very costly*:
 - o large amount of *internal* signals in arithmetic circuits
 - o array structures: many small pipeline registers
- o tree structures : few large pipeline registers
- ⇒ no advantage of tree structures anymore (except for smaller latency)
- Fine-grain pipelining ⇒ systolic arrays (often applied to arithmetic circuits)

High speed

- Fast circuit *architectures*, *pipelining*, *replication* (parallelization), and combinations of those
- Optimal solution depends on arithmetic *operation*, circuit *architecture*, user *specifications*, and circuit *environment*

Computer Arithmetic: Principles, Architectures, and VLSI Design

9

9 VLSI Design Aspects

9.5 Testability

9.5 Testability

Testability goal: high *fault coverage* with few *test vectors* that are easy to generate/apply

Random test vectors: *easy* to generate and apply/propagate, few vectors give *high* (but not perfect) fault coverage for *most* arithmetic circuits

Special test vectors: sometimes *hard* to generate and apply, required for coverage of *hard-detectable* faults which are inherent in most arithmetic circuits

Hard-detectable faults found in:

- circuits of arithmetic operations with inherent *special cases* (arithmetic exceptions) : detectors, comparators, incrementers and counters (MSBs), adder flags
- circuits using redundant number representations
 (≠ redundant hardware): dividers (Pentium bug!)

Bibliography

- [1] I. Koren, Computer Arithmetic Algorithms, Prentice Hall, 1993.
- [2] K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, John Wiley & Sons, 1979.
- [3] O. Spaniol, *Computer Arithmetic*, John Wiley & Sons, 1981.
- [4] J. J. F. Cavanagh, *Digital Computer Arithmetic: Design and Implementation*, McGraw-Hill, 1984.
- [5] J.-M. Muller, *Elementary Functions: Algorithms and Implementation*, Birkhauser Boston, 1997.
- [6] Proceedings of the Xth Symposium on Computer Arithmetic.
- [7] IEEE Transactions on Computers.
- [8] D. R. Lutz and D. N. Jayasimha, "Programmable modulo-k counters", *IEEE Trans. Circuits and Syst.*, vol. 43, no. 11, pp. 939–941, Nov. 1996.
- [9] H. Makino et al., "An 8.8-ns 54 × 54-bit multiplier with high speed redundant binary architecture", *IEEE J. Solid-State Circuits*, vol. 31, no. 6, pp. 773–783, June 1996.
- [10] W. N. Holmes, "Composite arithmetic: Proposal for a new standard", *IEEE Computer*, vol. 30, no. 3, pp. 65–73, Mar. 1997.

Computer Arithmetic: Principles, Architectures, and VLSI Design

96

Bibliography

- [18] J. Cortadella and J. M. Llaberia, "Evaluation of A + B = K conditions without carry propagation", *IEEE Trans. Comput.*, vol. 41, no. 11, pp. 1484–1488, Nov. 1992.
- [19] S. E. McQuillan and J. V. McCanny, "Fast VLSI algorithms for division and square root", *J. VLSI Signal Processing*, vol. 8, pp. 151–168, Oct. 1994.
- [20] Y. H. Hu, "CORDIC-based VLSI architectures for digital signal processing", *IEEE Signal Processing Magazine*, vol. 9, no. 3, pp. 16–35, July 1992.
- [21] K. C. Chang, *Digital Design and Modeling with VHDL and Synthesis*, IEEE Computer Society Press, Los Alamitos, California, 1997.
- [22] R. Zimmermann, "VHDL Library of Arithmetic Units", http://www.iis.ee.ethz.ch/~zimmi/arith_lib.html.
- [23] A. P. Chandrakasan and R. W. Brodersen, *Low Power Digital CMOS Design*, Kluwer, Norwell, MA, 1995.

- [11] R. Zimmermann, *Binary Adder Architectures for Cell-Based VLSI and their Synthesis*, PhD thesis, Swiss Federal Institute of Technology (ETH) Zurich, Hartung-Gorre Verlag, 1998.
- [12] A. Tyagi, "A reduced-area scheme for carry-select adders", *IEEE Trans. Comput.*, vol. 42, no. 10, pp. 1162–1170, Oct. 1993.
- [13] T. Han and D. A. Carlson, "Fast area-efficient VLSI adders", in *Proc. 8th Computer Arithmetic Symp.*, Como, May 1987, pp. 49–56.
- [14] D. W. Dobberpuhl *et al.*, "A 200-MHz 64-b dual-issue CMOS microprocessor", *IEEE J. Solid-State Circuits*, vol. 27, no. 11, pp. 1555–1564, Nov. 1992.
- [15] A. De Gloria and M. Olivieri, "Statistical carry lookahead adders", *IEEE Trans. Comput.*, vol. 45, no. 3, pp. 340–347, Mar. 1996.
- [16] V. G. Oklobdzija, D. Villeger, and S. S. Liu, "A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach", *IEEE Trans. Comput.*, vol. 45, no. 3, pp. 294–305, Mar. 1996.
- [17] Z. Wang, G. A. Jullien, and W. C. Miller, "A new design technique for column compression multipliers", *IEEE Trans. Comput.*, vol. 44, no. 8, pp. 962–970, Aug. 1995.

Computer Arithmetic: Principles, Architectures, and VLSI Design