
Vighnesh Iyer

December 1, 2017

## 1 Mixer Analysis




(a) For the FET mixer shown above with the FET parameters annotated, estimate (calculate) the mixer down-conversion power gain for an input RF signal at 2.1 GHz and LO at 2 GHz. Verify your estimation by ADS simulation.

We do the hand-calculations assuming a long-channel device.


$$\begin{split} I_{d} &= \frac{1}{2} K_{p} \frac{W}{L} (V_{gs} - V_{th})^{2} \\ &= 5 \text{ mA} \\ g_{m} &= \frac{2I_{d}}{V_{ov}} = 0.036 \\ G_{m} &= Q \cdot g_{m} = 2.002 \cdot g_{m} = 0.072 \\ I_{tail} &= I_{d} + v_{s} \cos(\omega_{RF} t) \cdot G_{m} \\ &= 5 \text{ mA} + v_{s} \cos(\omega_{RF} t) \cdot 0.076 \\ K &= \frac{1}{2} K_{p} \frac{W}{L} \\ i_{d,1,2,diffpair} &\approx \frac{I_{tail}}{2} \pm \sqrt{2KI_{tail}} \frac{v_{id}}{2} \text{ from disc slides} \\ &= \frac{I_{tail}}{2} + \sqrt{2KI_{dc}} (1 + \frac{I_{ac}}{2I_{dc}}) \frac{v_{id}}{2} \\ i_{IF} &= \sqrt{2KI_{dc}} v_{s} \frac{G_{m}}{2I_{dc}} \frac{0.2}{4} = 0.007 v_{s} \\ v_{IF} &= 200 \cdot i_{IF} = 1.414 v_{s} \end{split}$$

The voltage conversion gain is 1.414.

The ADS schematic:



Simulation results:



(b) Calculate the LO and RF leakages at the IF port. Verify your results by ADS simulation.

The RF-to-IF leakage is caused by the Q-boosted transconductance of the tail FET which flows through the IF FET.


$$v_{out,RF} = v_s G_m \frac{1}{2} \cdot 200 = 7.17 v_s$$

The LO-to-IF leakage is caused by the differential swing on the IF FET.


$$v_{out,LO} = \sqrt{2KI_{dc}} \frac{v_{id}}{2} \cdot R_L = 0.395 \text{ V}$$

The simulation results closely match the hand calculation.

(c) Simulate the mixer IIP3. The ADS schematic:



## Simulation results:



We find that the extrapolated lines intersect at -4.69 dBV.

- (d) Estimate the mixer IIP3 by hand calculation. Unfortunately, I don't have time to look into this part.
- (e) Repeat part (a) to part (c) with the LO drive enhanced to  $0.8V_{pp}$ .

(f) Roughly estimate the mixer SSB NF. The noise of the FETs and the noise of the load resistance can be excluded. Use an LO drive of  $0.4V_{pp}$ .

## 2 Power Amplifier (PA) Output Waveform and Efficiency

Assume your FET transistor device has the following properties:

- Maximum drain current of  $I_{d,max}$
- Maximum drain voltage of  $V_{d,max}$
- Minimum drain voltage of  $V_{d,min}$
- If  $V_g > 0.5$  then  $I_d = (V_g 0.5)$  else  $I_d = 0$
- Input impedance of  $50\Omega$
- (a) Design the transistor drain bias voltage, gate bias voltage, drain bias current, and load impedance (including the load impedance at harmonics of the operation frequency) for Class-A and Class-B power amplifier operations.
- (b) What are the power gains of the two designs?
- (c) Following part(a), draw the time-domain transistor voltage and current waveforms at the peak output for the two designs.
- (d) Following part(a), draw the power delivered to the load, dc power consumption, and the drain efficiency for your Class-A and Class-B designs. The x-axis in your plots should be the input power back-off from the input level corresponding to the maximum output power.
- (e) Following part(a), what are the peak power-added efficiencies (PAE) of your Class-A and Class-B PA designs?