Today's Agenda (Nov. 29)

- PA Waveform and Efficiency: Class A & B
- Maximum Gain and Maximum Power Designs
- PA Load Pull
- PA Design Example

PA Waveform and Efficiency: Class A

- Assume the maximum current is 1 A and the supply voltage is 0.5 V
- \Box Current is 0.5+0.5cos(ω t); Voltage is 0.5-0.5cos(ω t)
- \square Power from supply: 0.5×0.5 =0.25
- **□** FET power dissipation: <Current×Voltage> = <0.25-0.25cos²(ωt)> = <0.25 0.125> = 0.125
- \Box FET fund. pow. dissipation: 0.5×-0.5/2 = -0.125 (ac power to load =0.125)


Pfc1

Class-A Waveform @ Drain

freq


mag(Pfc1/0.5/I_Probe1.i[0])

1.000 GHz	0.5	500	-0.125
1.0 0.8 0.8 - > (p _A) st		/d/-	ts(I_Probe1.i), A
0.0 0.0 0.2 0.4	0.6 0.8 1.0 1.2		0.2



PA Waveform and Efficiency: Class A


- I. Class-A PA peak power = $(V_{max}-V_{min}) \times I_{max}/8$
- II. Class-A PA peak drain efficiency = 50%
- III. @ 6-dB power back-off:
- a. FET current is $0.5+0.25\cos(\omega t)$; FET drain voltage is $0.5-0.25\cos(\omega t)$
- b. Power from supply = $0.5 \times 0.5 = 0.25$
- c. FET power dissipation: $<0.25-0.0625\cos^2(\omega t)> = 0.25-0.03125$
- d. FET fund. pow. dissipation : $0.25 \times -0.25/2 = -0.03125$ (ac power to load =0.03125)
- e. Drain Efficiency (DE) = 12.5%




PA Waveform and Efficiency: Class B

- ☐ Assume the maximum current is 1 A and the supply voltage is 0.5 V
- \Box Current is $(1/\pi) + 0.5\cos(\omega t) + \text{harmonics}$; Voltage is $0.5 0.5\cos(\omega t)$
- \blacksquare Power from supply: 0.5×1/ π
- \Box FET power dissipation: dc(Current×Voltage)= $(0.5\times1/\pi 0.125)$
- \Box FET fund. pow. dissipation at ω: 0.5×-0.5/2 = -0.125 (ac power to load =0.125)


Class-B Waveform @ Drain






PA Waveform and Efficiency: Class B

- I. Class-B PA peak power = $(V_{max}-V_{min}) \times I_{max}/8$
- II. Class-B PA peak DE = 78.5%
- III. @ 6-dB power back-off:
- a. FET Current is $(0.5/\pi) + 0.25\cos(\omega t) + harmonics$
- b. FET Drain Voltage is 0.5-0.25cos(ωt)
- c. power from supply = $0.5 \times 0.5/\pi$
- d. FET power dissipation: $<0.25/\pi-0.0625\cos^2(\omega t)> = 0.25/\pi 0.03125$
- e. FET fund. pow. dissipation at ω : $0.25 \times -0.25/2 = -0.03125$ (ac power to load =0.03125)
- f. DE = 39.3%




Design for Max. Gain or Max. Power

- □ Load impedance for the max. power does not depend on the small-signal parameters
- ☐ Load impedance for the max. gain depends on the small-signal parameters
- □ Consider an illustrative FET device with $I_d = (V_g 0.5)(1 + V_d/1000)$ for $V_g > 0.5$ and $V_d > 0$ assume input = 1000Ω, $V_{max} = 10V$, $V_{min} = 0V$, and $I_{max} = 1A$




Power = 5*0.5/2 = 1.25 WEff = 50%Gain = 5 W / 0.125 mW = 40 dB



Power = 5*0.005/2 = 12.5 mW Eff = 5% Gain = 12.5 mW / 0.6 uW = 56 dB

PA Load-Pull Contours (1/2)

- $lue{}$ The previous example shows the maximum power is achieved with a unique Z_{L}
- ☐ Ideally, PA power saturates when the drain voltage or current reaches the maximum




(ts(I_Probe1.i)),

0.8

1.0 1.2


time, nsec

0.4 0.6



PA Load-Pull Contours (2/2)

- Only a unique load impedance (e.g. 10Ω) achieves $P_{\text{max}} = 1.25\text{W}$
- \Box The other (lower) P_{max} can be achieved by multiple load impedances
- □ Constant-P_{max} contours can be drawn on Smith Chart to help PA designs



Ex. Load Impedances for maximum power 3-dB lower than 1.25W ($P_{\text{max}} = 0.625\text{W}$)

If current-limited:

 $0.5*Real\{0.5A \times 0.5A \times (R+jX)\} = 0.5 \times 1.25 W$

$$\Rightarrow$$
 R = 5

 $0.5A \times |Z| < 5 V \Rightarrow |Z| < 10$

If voltage-limited:

 $0.5*Real [5V \times 5V / (R+jX)] = 0.5 \times 1.25 W$

 \Rightarrow Real [1/(R+jX)] \equiv **G** = 0.05


 $0.5A \times |Z| > 5 \text{ V or } |Y| < 0.1$

The two branches form a closed loop!!!


PA Design Example (1/2)

Design a pseudo-differential PA with ideal differential-to-single-ended transformer at 2.4 GHz under 0.9 V supply using 32 nm PTM model. Satisfy the following specifications: (1) Power Gain > 15 dB, (2) Output P1dB = +20 dBm. (3) Drain Efficiency at Output P3dB > 30%.

First Step: Estimate the required device size, bias, and load resistance



PA Design Example (2/2)



DE and PAE

- ☐ Drain Efficiency = Output Power/ Supply Power
- ☐ Power Added Efficiency (PAE)
 - = (Output Power Input Power)/ (Supply Power)
 - = DE× (1- Power Gain⁻¹)
- □ PAE is more important than DE in most cases

The most important figure in a PA work







Figure 24.5.4: Measured PA output power, gain, drain efficiency and PAE.

Thermal Issue in Designs

1.8 GHz magnetic loop
Power dissipation increases temperature
Many high-temperature issues follow







5 W (37 dBm) is the maximum input power into the PCB