## EECS 219C: Formal Methods Modeling for Verification: Example Used in Lecture

Sanjit A. Seshia EECS, UC Berkeley

## Example: Interrupt-Driven S/W

```
volatile uint timerCount = 0;
  void ISR(void) {
D → ... disable interrupts
if(timerCount != 0) {
E → timerCount--;
     ... enable interrupts
  int main(void) {
     // initialization code
      SysTickIntRegister(&ISR);
     ... // other init
     timerCount = 2000;
A \rightarrow \text{while(timerCount } != 0)  {
B \rightarrow ... code to run for 2 seconds
    whatever comes next
```

Question: Assuming interrupt can occur infinitely often, is position C always reached?


S. A. Seshia


## State machine model

```
volatile uint timerCount = 0;
  void ISR(void) {
     ... disable interrupts
D \rightarrow \text{if(timerCount != 0)} 
       timerCount--;
     ... enable interrupts
  int main(void) {
     // initialization code
     SysTickIntRegister(&ISR);
     ... // other init
     timerCount = 2000;
A \rightarrow while(timerCount != 0) {
B \rightarrow ... code to run for 2 seconds
 ⇒ whatever comes next
```

variables: timerCount: uint


input: assert: pure
output: return: pure






Which form of composition is the right thing to do here?


## Asynchronous Composition




variables: timerCount: uint

input: assert: pure
output: return: pure







This has transitions that will not occur in practice, such as A,D to B,D. Interrupts have priority over application code.