## UNIVERSITY OF CALIFORNIA

## College of Engineering Department of Electrical Engineering and Computer Sciences


Midterm

E. Alon

	Thursday, March 8, 2012	SPRING 2012
You should write your you show your work ar	results on the exam sheets only. Partial crend reasoning clearly.	edit will be given only if
	you can ignore flicker noise, assume that th Il capacitors except those drawn in the circ	
Name:		
SID:		
	Prob	lem 1/ 16
	Prob	lem 2/ 12
	Prob	lem 3/ 12
	Total	/ 40

**EECS 240** 

## Problem 1 (16 points) Noise and SNR



In this problem we will be examining the circuit shown above, where  $I_{sig}$  is a sinusoidal input current with an amplitude of  $A_I$  and angular frequency  $\omega$ , and  $i_n^2$  is a white noise current source with a power spectral density of  $4kT/R_n$ .

a) (4 pts) What is the s-domain transfer function that both  $I_{sig}$  and the noise current  $i_n^2$  experience to arrive at  $V_{out}$ ? You can assume that the transistor M1 is biased in saturation with a given  $g_m$ .


b) **(4 pts)** Given your answer to part a), what is the voltage noise variance at  $V_{out}$  due to  $i_n^2$  (i.e.,  $V_{out}^2(i_n)$ )? You should provide your answer in terms of  $R_{in}$ ,  $C_{in}$ ,  $g_m$ ,  $R_n$ , and kT.

c) (8 pts) What are the mean-squared signal voltage (i.e.,  $V_{out}^2(I_{sig})$ ) and the SNR (i.e.,  $V_{out}^2(I_{sig})/V_{out}^2(i_n)$ ) at  $V_{out}$ ? Note that you can ignore any noise from the




**Problem 2 (12 points) Amplifier Power** 

a) (4 pts) How much bias current is required for the amplifier shown below to achieve a gain of  $A_v$  and bandwidth of  $\omega_{bw}$ ? You should provide your answer in terms of  $A_v$ ,  $\omega_{bw}$ ,  $C_L$ , and the  $V^*$  of M1.




b) (8 pts) Now let's see what happens if we try to achieve the same total gain Av and bandwidth  $\omega_{bw}$  using the two stage design show below. For simplicity, let's assume that we will make the gains and bandwidths of each individual amplifier

stage identical, that the V\*'s of M1 and M2 are identical, and that the bandwidth of a circuit with two poles at  $\omega_p$  is  $\omega_p/2$  (i.e., the overall bandwidth of the two stage amplifier is half the bandwidth of each individual stage). Under these conditions, how much total bias current ( $I_{M1} + I_{M2}$ ) is required to achieve the same total gain and bandwidth? You should provide your answer in terms of the  $\omega_T$  (= $g_m/C_o$ ) of the transistors and the same parameters as part a).



c) (**BONUS**) Under what condition will the two-stage design from part b) require less bias current then the single stage design from a)?

## Problem 3 (12 points) Voltage Source Design In this problem we will examine how to use the structure shown below (which happens to bear some resemblance to a gain-boosted cascode) in order to build a voltage source with a low output impedance. Note that you can assume that the OTA $(g_{\scriptscriptstyle m2})$ is ideal.



a) (6 pts) As a function of  $g_{m1}$ ,  $g_{m2}$ , and  $C_2$ , what is the s-domain output impedance  $Z_{out}(s)$  of the circuit shown above?

b) (6 pts) Assuming that  $g_{m1} = 10 \text{mS}$  and that we would like to make sure that at 100MHz the magnitude of the output impedance (i.e.,  $\|\text{Zout}(j*2\pi*100\text{MHz})\|$ ) is less than  $10\Omega$ , what is the minimum gain-bandwidth (i.e.,  $g_{m2}/C_2$ ) required of the OTA in part a)? You should provide your answer in Hz.