

EE 240C Project: ADC Modeling and Non-Ideality Analysis

1 Choice of Architecture

The desired specs for the ADC are listed in Table 1.

Table 1: ADC Specifications

Parameter	Value
Bandwidth	≥ 12.5 MHz
Dynamic Range	≥ 70 dB
Signal to Noise and Distortion Ratio	≥ 65 dB
Power Consumption	minimize

I looked at Boris Murmann's 2012 ADC survey. His plots are in Figure 1.




Figure 1: Plots from Murmann's (2012) ADC survey

Clearly a flash architecture cannot reasonably meet the SNDR requirement and would be more suitable for a higher bandwidth requirement. The SAR architecture seems to deliver the best power efficiency, but it looks like the SOTA SAR ADCs cannot achieve a SNDR higher than 70 dB which makes achieving 65 dB a difficult proposition for this architecture.

The dynamic range spec translates to a 12-bit ADC, and scanning the table of ADC papers from Murmann's spreadsheet, either a pipeline or sigma-delta architecture seems appropriate. According to figures from Pavan ("Understanding Delta-Sigma ADCs"), the sigma-delta ADC requires an oversampling ratio of 32-64 for a low-order modulator (2-3) and an OSR of 16-32 for a high-order modulator (4-6) to achieve SQNR above 65 dB. This figure doesn't account for other noise sources from the SC stages used for error feedback, the sampling capacitor, or distortion. This means the ADC has to run at $f_{adc} = 12.5 \cdot 2 \cdot \text{OSR}$ which is 400 - 800 MHz, imposing additional power requirements on the SAH stage to achieve settling time requirements.

In contrast the SAH and gain stages of the pipeline ADC can run at the Nyquist rate, and it should be able to achieve the SNDR spec. I will design a model of a pipeline ADC.

2 Pipeline ADC Analysis

The dynamic range spec sets the number of bits for the ADC:

$$\begin{aligned} \text{DR} &= (6.02 \cdot B) \text{ dB} \geq 70 \\ B &> 11.6 \end{aligned}$$

At least a 12-bit ADC is required to meet the dynamic range spec. To determine each stage's optimal resolution and gain requires power and per-stage noise analysis first.

The bandwidth spec sets the sampling frequency of the pipeline ADC to at least $f_{\text{samp}} = 25$ MHz, and since the OTAs must settle the residue within half of the sample clock cycle this sets their required g_m . This also places limits on the decision time of the flash ADC (within each stage) to 20ns.

The SNDR is determined by the quantization noise (from the selection of B), thermal noise from the SAH stage and every OTA gain stage, and distortion induced from non-linearities in the OTAs.

2.1 Noise Analysis

Consider the MDAC presented in lecture (Figure 2) with 2 clock phases for sampling (ϕ_1) and residual amplification (ϕ_2).




Figure 2: MDAC presented in lecture

2.1.1 Sampling Phase

During the first clock phase ϕ_1 , V_{in} is sampled on C_s and the switches S_{ϕ_1} and $S_{\phi_{1e}}$ inject voltage noise on C_s . I'm not considering any noise injected due to charge injection caused by fast gating since bottom-plate sampling from $S_{\phi_{1e}}$ should alleviate this.

Both switches contribute thermal noise when they are on and the noise spectrum is shaped by C_s . The total integrated noise across C_s after sampling is:

$$\overline{v_{smp}^2} = \frac{kT}{C_s}$$

2.1.2 MDAC Amplification Phase

During the second clock phase ϕ_2 , the OTA develops V_{res} by opening the ϕ_1 switches and closing the switches to the DAC supply voltages.

OTA Noise Assume that the OTA is a simple 5 transistor circuit with one current source NMOS (M5), an NMOS input pair (M1/M2), and a PMOS active load (M3/M4). The current noise of each transistor is $\overline{I_n^2} = 4kT\gamma g_m$.

$$\begin{aligned}\overline{i_{out,n,inp}^2} &= 2 \cdot 4kT\gamma g_{m1} \\ \overline{i_{out,n,mir}^2} &= 2 \cdot 4kT\gamma g_{m3} \\ \overline{v_{out,n,tot}^2} &= (2 \cdot 4kT\gamma g_{m1} + 2 \cdot 4kT\gamma g_{m3}) \cdot (r_{o2} || r_{o4})^2 \\ \overline{v_{in,n,tot}^2} &= \overline{v_{out,n,tot}^2} \cdot \frac{1}{g_{m1}^2 (r_{o2} || r_{o4})^2} = 2 \left(\frac{4kT\gamma}{g_{m1}} \right) + 2 \left(\frac{4kT\gamma g_{m3}}{g_{m1}^2} \right)\end{aligned}$$

OTA With Capacitive Feedback Now consider the OTA with C_s connected to the (-) terminal, C_f connected between the output and (-) terminal, and a load cap C_L at the OTA's output representing the C_s of the next stage.

$$\begin{aligned}\beta(\text{FB factor}) &= \frac{C_f}{C_{s,k} + C_F} \\ G_{CL} &= \frac{1}{\beta} \\ C_{out,eff} &= C_L + (1 - \beta)C_f = C_{s,k+1} + (1 - \beta)C_f \\ \omega_p &= \frac{\beta g_m}{C_{out,eff}} \\ \overline{v_{n,ota,out}^2} &= \int_0^\infty \overline{v_{in,n,tot}^2} \frac{G}{1 + s/\omega_p} df \\ &= \overline{v_{in,n,tot}^2} \frac{\omega_p}{4} G^2 \\ &= \overline{v_{in,n,tot}^2} \frac{g_{m1}}{4C_{out,eff}\beta^2}\end{aligned}$$

Total Thermal Noise The ADC consists of a sample and hold stage and N pipeline stages consisting of a flash ADC and MDAC.

$$\overline{V_{n,in}^2} = \overline{v_{smp,1}^2} + \overline{v_{n,ota,sah}^2} + \frac{\overline{v_{n,ota,1}^2} + \overline{v_{n,samp,2}^2}}{G_1^2} + \frac{\overline{v_{n,ota,2}^2} + \overline{v_{n,samp,3}^2}}{G_1^2 G_2^2} + \dots + \frac{\overline{v_{n,ota,N}^2}}{G_1^2 G_2^2 \dots G_N^2}$$

2.1.3 Quantization Noise

The quantization noise power is:

$$\overline{v_{n,quant}^2} = \frac{\Delta^2}{12} = \frac{V_{DD}/2^{12}}{12} = 7.15 \text{ nV/Hz}$$

2.1.4 SNDR

The SNDR captures quantization, thermal, and distortion induced noise.

$$\text{SNDR} = \frac{P_{sig}}{P_{noise}} = \frac{(1.2/\sqrt{2})^2}{v_{n,quant}^2 + v_{n,in}^2}$$

2.2 OTA g_m

The OTA needs to drive V_{res} to the next stage's C_s . The static error on C_s should be under an LSB.

For an initial guess for g_m , I assume the OTA has a 1-pole transfer function and assume the settling to within 1 LSB must happen within 1 time constant.

$$\begin{aligned} \tau &= \frac{C_{out,eff}}{\beta g_m} \\ &= \frac{t_{settle}}{\ln(1 \text{ LSB})} \\ &= \frac{T_s/2}{\ln(1 \text{ LSB})} \end{aligned}$$

2.3 Power Analysis

The power consumption is dominated by the OTA. The flash ADC, its comparators, and the switches consume relatively less power. I'm neglecting the power required for the clock drivers and distribution.

$$P = V_{DD}I_d = V_{DD} \left(\sum_{i=1}^N \frac{g_{m,i}}{I_d} \right)$$

2.4 Numbers

For a first cut design, we will consider a 12-bit pipeline ADC built out of 12 1.5 bps stages to accomodate comparator offset varitions. The noise of the ADC can be approximated as

3 Pipeline ADC Modeling

The pipeline ADC is modeled in Python using separate classes for the flash ADC and the MDAC, then combining those into a stage and stages into a pipeline.