# **EE240C: Analog-Digital Interface ICs**

2019

# Midterm Exam

Instructor: Johan Vanderhaegen (jpv@berkeley.edu)

Name	:	Solution	0и			
SID:	<u> </u>					
Score:						
1	2	3	4	5		

- One (1) 8 ½" by 11" sheet of notes (no copies)
- Closed books
- Mark all results with a box around.
- Clearly cross out incorrect results.
- Write solutions on the exam sheets. Add extra pages where needed.
- Simplify algebraic results as much as possible.
- Bring into standard form where applicable.
- Show derivations.

# Problem 1. True/False Questions (10 points)

Answer with "T" for a true statement, and with "F" for a false statement; no explanation necessary. (correct: +1; incorrect: -1; unanswered: 0; minimum overall score: 0).

Question	T/F
a) The effective number of bits of an ADC is always an integer.	Ŧ
b) Increasing the number of samples used to create an FFT plot helps lower the spectrum's noise floor.	<b>—</b>
c) A thermometer encoded DAC typically exhibits its worst DNL at codes near the center of the transfer characteristic.	F
d) DNL measurements are not affected by noise, only INL measurements are.	F
e) An imbalance in the capacitive loading of a regenerative comparator can lead to input-referred offset.	T
f) Transient dynamic errors, such as sparkles, cannot be detected by a histogram test.	T
g) Bottom-plate sampling improves k T / C noise.	F
h) SNR can be lower than SNDR.	F
i) ADC gain and offset errors do not affect non-linearity measures such as INL and DNL.	T
j) A dynamic comparator does not introduce noise.	F

#### Problem 2. ADC SNR and BW (10 points)

The dynamic range of an ADC is dominated by thermal noise from the sampler. Technical constraints limit the sampling capacitance to 1 pF.

- 1. Determine the minimum sampling rate  $f_s$  to achieve a SNR of 90 dB for sinusoidal inputs with frequency 0...1 MHz and **zero-to-peak** amplitude of 1 V. Note that the assumption is that the ADC is followed by an ideal digital low pass filter.
- 2. By what factor does the  $f_s$  have to increase to improve the SNR by 1 bit.

1. Signal power 
$$S = 1V^2/2$$

noise power  $N = \frac{LT}{C} \cdot \frac{2}{fs}$ . IMHz

PSD after Sampling

$$\frac{S}{N} = \frac{1V^2/2}{\frac{LT}{C} \cdot \frac{2}{fs} \cdot 1MHz} > 10^9$$
 $\Rightarrow fs > 1 MHz \cdot \frac{LT}{C} \cdot \frac{4 \cdot 10^9}{1V^2} \approx 16.5 MHz$ 

=0

## Problem 3. Sampling (10 points)

What is the result of sampling v(t) at sampling times kT, with  $T = 1 \mu s$ ?

$$v(t) = 0.5 \sin(2\pi \cdot 217 \, \text{kHz} \cdot t) + 0.5 \sin(2\pi \cdot 783 \, \text{kHz} \cdot t)$$

$$= 0.5 \quad \sin\left(2\pi \cdot 0.217 \cdot h\right)$$

$$+ 0.5 \quad \sin\left(2\pi \cdot 0.783 \cdot h\right)$$

$$= 0.5 \quad \sin\left(2\pi \cdot 0.217h\right)$$

$$+ 0.5 \quad \sin\left(2\pi \cdot 0.217h\right)$$

$$+ 0.5 \quad \sin\left(2\pi \cdot 0.783 \cdot h\right) - 2\pi \cdot h$$


$$= 0.5 \quad \sin\left(2\pi \cdot 0.217 \cdot h\right)$$

$$+ 0.5 \quad \sin\left(2\pi \cdot 0.217 \cdot h\right)$$

$$+ 0.5 \quad \sin\left(2\pi \cdot 0.217 \cdot h\right)$$

Frequery domain before sampling:

- TRS -217



#### Problem 4. SAR ADC (10 points)

Consider a single-ended SAR ADC switching scheme: the single-ended input is sampled on the top-plate of the capacitors and the bottom-plate of the capacitors is used for feedback, as shown in figure 1. The DAC is a binary-weighted capacitive DAC:  $C_1 = 2C_0$ ,  $C_2 = 2C_1$ , .... The node OUT is connected to one of the inputs of a comparator.




Figure 1: SAR ADC DAC array

- 1. Using charge conservation, write the voltage on node OUT as a function of the input voltage during the sampling phase, the DAC feedback during the sampling, and the DAC feedback during the SAR algorithm phase. The DAC feedback D7-D0 can be represented as a single voltage  $V_{\rm DAC}$  (which would need to be defined).
- 2. How does a parasitic capacitor  $C_p$  influence the input-output characteristic of this SAR ADC?

1. 
$$C_{DAC}(V_{IN} - V_{DAC}) + C_{P}V_{IN}$$

$$= C_{DAC}(V_{OUT} - V_{DAC}) + C_{P}V_{OUT}$$

$$= D_{OUT} = V_{IN} + \frac{C_{DAC}}{C_{DAC} + C_{P}}(V_{DAC} - V_{DAC})$$

$$C_{DAC} = C_{I} + C_{G} + ... + C_{O} = 255 C_{O}$$

$$V_{DAC} = \frac{\sum C_{I} D_{I} V_{rel}}{\sum C_{K}}$$

$$= V_{rel} \sum \frac{C_{K}}{C_{DK}} D_{K} \quad \text{with } D_{K} \in \{0, 1\}$$

2. After convergence of the SAR algorithm:

Vout ~ Vref

=> VIN = - CDAC (VDAC - BAC)
+ Vref comp

VDAC = Vref Z ChDh
CDAC

= CDAC + CP (VIN - Vref )

CDAC - V

Cp leads to a gain error

of CP/CDAC

(and potatially an effect error

depending on the choice

of VDAC & Vref

(and VDAC & Vref

### Problem 5. Regenerative latch (10 points)

1. A regenerative latch with two cross-coupled transistors each having a transconductance  $g_m$  and each having a capacitive load  $C_L$  has a regeneration time constant equal to  $C_L/g_m$ .

If the regenerative latch additionally has a coupling capacitor  $C_c$  between the two sides, as shown in figure 2, what is the regeneration time constant?




Figure 2: Comparator

2. A regenerative comparator with a latch time-constant of 20 ps is used in a 6-bit flash converter. If the comparator pre-amplifier has a gain of 5, and  $V_{\rm FS} = V_{\rm DD}$ , what is the maximum ADC clock speed for a metastability error probability lower than  $10^{-12}$ ?

1. Differential equations:
$$\begin{cases}
C_{L} \frac{dV_{L}}{dV_{L}} + C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0 \\
C_{L} \frac{dV_{L}}{dV_{L}} + C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0
\end{cases}$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} = g_{m} (V_{L} - V_{L}) = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + 2C_{L} \frac{d(V_{L} - V_{L})}{dV_{L}} + g_{m} V_{L} = 0$$

$$C_{L} \frac{d(V_{$$