

# EE 241B HW1 Writeup

Vighnesh Iyer

## Contents

<b>1 Models - MOSFET Characterization</b>	<b>1</b>
1.1 Threshold Voltages . . . . .	1
<b>2 Fit Velocity Saturation Model</b>	<b>3</b>
<b>3 5-32 Decoder Design + VLSI Flow</b>	<b>4</b>
3.1 GCD: VLSI's Hello World . . . . .	4
3.2 Decoder Design . . . . .	5
<b>A PMOS/NMOS DC Characterization SPICE Sim</b>	<b>7</b>
<b>B</b>	<b>7</b>

## 1 Models - MOSFET Characterization





We are using a 32nm LP CMOS process for this class. The devices being characterized are n105 and p105 (TT corner) with a nominal supply voltage of 1.05V.

### 1.1 Threshold Voltages

We want to determine the threshold voltage  $V_{th}$  for the NMOS and PMOS devices (for  $V_{BS} = 0$ ,  $L = 32\text{nm}$ , and  $W = 1\mu\text{m}$ ), by extrapolating from the  $I_D S$  vs.  $V_{GS}$  curve at low  $V_{DS}$ . We compare the threshold voltage derived from DC sweeps to the values reported in the model file and the DC operating point analysis.





To perform this characterization, we first collect a full range of DC operating points for both transistors to make analysis easier for this entire section. The transistors' drains are connected to a variable DC supply and the transistors' gates are connected to another independent variable DC supply. The source for both transistors is held at ground (0V). We perform a nested DC analysis by sweeping  $V_{DS}$  from  $0 \rightarrow 1.05\text{V}$  in (10mV) increments, and sweep  $V_{GS}$  from  $0 \rightarrow 1.05\text{V}$  in (10mV) increments.

The gathered I-V curves are shown below.



From the DC OP analysis,  $V_{th}$  of the NMOS is reported to be 324.4 mV, and the  $V_{th}$  of the PMOS is reported to be -208.1 mV. From the model files the NMOS  $V_{th}$  is 370 mV, and the PMOS  $V_{th}$  is -213 mV.

To extract the threshold voltage from the I-V curves, we extrapolate the  $V_{GS}$  vs  $I_{DS}$  curves for a low value of  $V_{DS}$  to keep the transistor in the linear region of operation. Then we fit a linear curve to the points where  $V_{GS} : [0.4, 0.6]$  for each  $V_{DS}$  curve. We treat the x-intercept of those linear curves as the  $V_{th}$  of the transistor for the given value of  $V_{DS}$ . This method is shown for NMOS and PMOS transistors.



The images on the left side show the linear fit to each curve, while the images on the right side show the extrapolated  $V_{th}$  for each  $V_{DS}$  curve. As expected, with increased  $V_{DS}$  the threshold voltage improves for both devices.

The extrapolated results for the NMOS match the model files and the DC operating point measurement well. However, the PMOS threshold voltage is off by around 100 mV.

## 2 Fit Velocity Saturation Model

In class, we use this model for  $I_{DSat}$ :

$$I_{DSat} = \frac{W}{L} \frac{\mu_{eff} C_{ox} E_C L}{2} \frac{(V_{GS} - V_{th})^2}{(V_{GS} - V_{th}) + E_C L}$$

We want to find the values of  $E_C L$  that best fit the NMOS and PMOS characteristics. We will use the  $V_{th}$  value from the previous section. We take the case of the  $V_{DS}$  curve where  $V_{DS} = V_{DD}$  to keep the transistors fully saturated and we sweep  $V_{GS}$ . We then fit our simulation data in saturation where  $V_{GS} > V_{th}$  to this model with  $E_C L$  and  $k'$  as free variables.

To get starting values for fit iteration, I used model parameters to estimate  $k'$ .  $\frac{W}{L} = 31.25$ . I found that for the NMOS  $\mu_0$  (u0\_n105) is 30.4,  $t_{ox}$  (tox\_n105) is 2.39e-9, and  $\epsilon_{ox}$  (epsrox) is 3.9. For

the PMOS  $\mu_0$  (u0\_p105) is 60.95,  $t_{ox}$  (toxe\_p105) is 2.62e-9, and  $\epsilon_{ox}$  (epsrox) is 3.9. We also know that  $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$ .

Through experimentation, I found that  $V_{th}$  from the previous section doesn't match this curve that well since the higher  $V_{DS}$  results in a smaller effective threshold voltage. I then made  $V_{th}$  another free variable to see if I could get a better fit.

## 3 5-32 Decoder Design + VLSI Flow

### 3.1 GCD: VLSI's Hello World

Here are the first 45 lines of the post-PAR Verilog netlist:

```

1  module gcdGCDUnitCtrl (clk , reset_BAR , operands_val , result_rdy ,
2  B_zero , A_lt_B , result_val , operands_rdy , A_mux_sel , B_mux_sel ,
3  A_en , B_en , IN0 );
4  input  clk ;
5  input  reset_BAR ;
6  input  operands_val ;
7  input  result_rdy ;
8  input  B_zero ;
9  input  A_lt_B ;
10 output result_val ;
11 output operands_rdy ;
12 output [1:0] A_mux_sel ;
13 output B_mux_sel ;
14 output A_en ;
15 output B_en ;
16 input  IN0 ;
17
18
19 wire [1:0] state ;
20
21 AND2X1_RVT icc_clock3 (.Y ( n16 ) , .A1 ( A_lt_B ) , .A2 ( n5 ) ) ;
22 NBUFFX8_RVT CTSNBUFFX32_RVT_G1B3I1 (.A ( clk_G1B5I1 ) , .Y ( clk_G1B6I1 ) ) ;
23 INVX2_RVT CTSINVX32_RVT_G1B13I1 (.A ( clk ) , .Y ( clk_G1B1I1 ) ) ;
24 NBUFFX8_RVT CTSNBUFFX2_RVT_G1B1I1 (.A ( clk_G1B6I1 ) , .Y ( clk_G1B7I1 ) ) ;
25 NBUFFX8_RVT CTSNBUFFX2_RVT_G1B5I1 (.A ( clk_G1B2I1 ) , .Y ( clk_G1B5I1 ) ) ;
26 INVX16_RVT CTSINVX32_RVT_G1B11I1 (.A ( clk_G1B1I1 ) , .Y ( clk_G1B2I1 ) ) ;
27 INVX0_RVT icc_place4 (.A ( n7 ) , .Y ( n10 ) ) ;
28 DELLN1X2_RVT icc_place3 (.A ( operands_val ) , .Y ( n7 ) ) ;
29 DFFX1_RVT state_reg_1_ (.QN ( n17 ) , .Q ( state[1] ) , .D ( n11 )
30 , .CLK ( clk_G1B7I1 ) ) ;
31 NAND2X0_RVT U24 (.A2 ( n14 ) , .A1 ( n15 ) , .Y ( A_en ) ) ;
32 INVX0_RVT U23 (.A ( B_en ) , .Y ( n15 ) ) ;

```

```

33 NAND4X0_RVT U22 (.A2 ( IN0 ) , .A4 ( n8 ) , .A3 ( n9 ) , .Y ( n11 ) , .A1 ( n13 ) ) ;
34 INVX0_RVT U21 (.A ( result_val ) , .Y ( n8 ) ) ;
35 NAND2X0_RVT U20 (.A2 ( state[1] ) , .A1 ( n10 ) , .Y ( n9 ) ) ;
36 NAND3X0_RVT U17 (.Y ( n13 ) , .A1 ( n6 ) , .A2 ( n5 ) , .A3 ( B_zero ) ) ;
37 AOI21X1_RVT U16 (.Y ( n12 ) , .A2 ( n3 ) , .A3 ( reset_BAR ) , .A1 ( n4 ) ) ;
38 NAND2X0_RVT U15 (.A2 ( state[0] ) , .A1 ( n2 ) , .Y ( n3 ) ) ;
39 NAND2X0_RVT U14 (.A2 ( state[1] ) , .A1 ( result_rdy ) , .Y ( n2 ) ) ;
40 NAND3X0_RVT U13 (.Y ( n4 ) , .A1 ( n6 ) , .A2 ( B_zero ) , .A3 ( n17 ) ) ;
41 INVX0_RVT U12 (.A ( A_lt_B ) , .Y ( n6 ) ) ;
42 AO21X1_RVT U11 (.A1 ( operands_rdy ) , .Y ( B_en ) , .A2 ( n7 ) , .A3 ( n16 ) ) ;
43 NOR2X0_RVT U10 (.Y ( A_mux_sel[1] ) , .A2 ( A_lt_B ) , .A1 ( n14 ) ) ;
44 OR2X1_RVT U9 (.Y ( n14 ) , .A2 ( B_zero ) , .A1 ( n1 ) ) ;
45 INVX0_RVT U8 (.A ( n5 ) , .Y ( n1 ) ) ;
46 AND2X2_RVT U7 (.Y ( operands_rdy ) , .A1 ( n18 ) , .A2 ( state[1] ) ) ;

```

1. Why are you generally not worried when you have hold time violations after synthesis? Hold time violations can be easily resolved later in the flow by inserting dummy logic/delay or by allowing a longer wire (with greater, non-zero delay) to connect the path that has a hold time violation.
2. Why does the tutorial example (page 9) fail timing even though the delay is less than the clock period (0.5ns)? Even though the data arrival time is below 0.5ns, the data required time is also below 0.5ns, and to a greater extent than the data arrival time. This is due to factoring in the clock uncertainty (jitter/skew introduced later in the flow), and the setup time of the flip-flop.
3. Why might you want to set a conservative `clock_uncertainty`? A conservative `clock_uncertainty` will account for any clock skew and jitter added during PAR. If the `clock_uncertainty` is too optimistic, you may find that timing will pass when performing post-synthesis simulation, but will fail when trying post-PAR simulation.

### 3.2 Decoder Design

Here is my decoder implementation in `decoder.v`:

```

module decoder(
    input [4:0] A,
    output reg [31:0] Z,
    input clk
);
    // NOTE: Testbench expects that the output Z is registered!
    genvar i;
    generate
        for (i = 0; i <= 5'd31; i = i + 1) begin:decoder_loop
            always @ (posedge clk) begin
                Z[i] <= A == i;
            end
        end
    endgenerate
endmodule

```

```
end
endgenerate
endmodule
```

I had to modify the ‘timescale in the `decoder_tb` to be 1ns/10ps to match the vcd invocation and to ensure that a small clock period under 100ps would simulate without issues. The behavioral simulation succeeded.

After running `dc-syn`, I found that there were timing violations, and I fixed those by increasing the clock period to 0.2ns. After this, I re-ran synthesis, verified that there were no timing violations, and ran the post-synthesis VCS sim to make sure the functionality of the decoder was still in order.

I then ran `icc-par` and found several timing violations after PAR. They weren’t internal to the decoder block, but rather involved the decoder’s Z register driving an output load capacitance of 30fF. This load capacitance is much higher than the internal capacitances in the circuit, so it takes a longer time to drive. The register needs to drive the output cap to its proper value before the next rising edge of the clock. I found that this will take at least 0.38ns, so I modified my clock period to 0.5ns to give the tools some slack.

Here are the final results:

1. A screenshot of the layout
2. Critical path in ns
3. Post-PAR DVE sim showing correct functionality and critical path

## A PMOS/NMOS DC Characterization SPICE Sim

```
Sweep of V_GS with constant V_DS for N-MOSFET
.lib '/home/ff/ee241/synopsys-32nm/hspice/saed32nm.lib' TT
vds vds gnd 1.05
vgs vgs gnd 1.05
x1 vds vgs gnd gnd n105 (w=1u l=32n)

.op
.dc vgs 0 1.05 10m vds 0 1.05 10m

.option post=2 nomod
.end
```

## B