## **EE290C HW 2**

Vighnesh Iyer

September 6, 2018

## 1 Bitwidth Inference

For the 'Example' circuit, use FIRRTL's conservative bitwidth inference rules to derive the widths of registers sum and prod and output out. Check the results using the FIRRTL compiler.

```
w_{sum} = \max(w_a, w_b) + 1 = 5

w_{prod} = w_{sum} + w_c = 8

w_{out} = \max(w_{prod}, w_{sum}) + 1 = 9
```

The generated Verilog from running firrtl -i hw2.fir -o hw2.v contains these lines which verify the width calculation.

## 2 Chisel Generator Bootcamp

The IPython notebooks and HTML are attached for bootcamp sections 2.3-2.5 and 3.1-3.2.