

{address: 0x8000_0012, timestamp: 11, data: 0x0126, is_store: True,

writer_id: 1}


{address: 0x8000_0100, timestamp: 15, data: 0x0235, is_store: False,


writer_id: 1}


Address	Last Read Timestamp	Last Write Timestamp	Writer ID	Last Updated Value		
0x8000_0010	10	5 11	1	0x <mark>0126</mark> 00fc		
0x8000_0100	15	7	1	0x00000235		
0x8000_0020		12	1	0x00000140		


4B cache lines, 2-way set associative, 16 sets, write allocate, LRU eviction


Address	Last Read	Last Write	Writer ID	Last Updated
/ taarooo	Timestamp	Timestamp	TYTHOI 15	Value
0x8000_0010	10	11	1	0x012600fc
0x8000_0100	15	7	1	0x00000235
0x8000_0020		12	1	0x00000140
		:		
0x8000 0014	32	22	1	0x00000098











Timer interrupt points by dynamic instruction count


IPC5

update

IPC1

RTL Sim








update


time

Use feedback from RTL sim to arch sim to estimate time advancement via embedding similarity











Small teams can't afford to allocate people to performance modeling **Architecture**

Perf Modeling

RTL Design

Verification

