



```
graph LR; RTL[RTL Design] --> Q1[Queue]; RTL --> Q2[Queue]; Q1 --> FASED[FASED[2] DRAM Timing Model (4 GB)]; Q2 --> FASED
```

RTL Design

Queue

Queue

FASED[2]
DRAM
Timing
Model
(4 GB)