
```
10 when(in) {
11 out := 1.U
12 } .otherwise {
13 out := 2.U
14 }
```

compiling to Verilog loses information **assign** out = in ? 2'h1 : 2'h2;



```
when en:
                                                    Firrtl
cover(clk, gt(data, 100), 1): data gt 100
always @(posedge clock)
                                                    Verilog
  if (en) cover(data > 8'h64);

▼ Simulation w/ Verilator

# SystemC::Coverage-3
C 'fExample.svl13n7pagev user/ExampleocoverP1hTOP.Example' 2
                           Parse + Translate
"Example.data gt 100": 2
```

	Line	Toggle	FSM	Ready/Valid	Mux Toggle	Condition
Verilator	V / V	V / V	✓/X	✓ /X	/ /X	X
Treadle	✓/ X	✓ /x	✓ /X	✓/ X	✓ /X	Х
Firesim	✓/ X	✓ /X	✓ /x	✓/ X	✓/ X	X
Yosys (Formal)	✓ /X	✓ /x	✓/ X	✓ /x	✓ /X	X
ESSENT	✓ /X	✓/ X	✓ /X	✓ /x	✓/ X	X