


```
10  when(in) {  
11    out := 1.U  
12  } .otherwise {  
13    out := 2.U  
14  }
```

compiling to  
Verilog loses  
information

```
assign out = in ? 2'h1 : 2'h2;
```



```
when en :  
  cover (clk, gt(data, 100), 1): data_gt_100
```

Firrtl

```
always @(posedge clock)  
  if (en) cover(data > 8'h64);
```

Verilog

↓ Simulation w/ Verilator

```
# SystemC::Coverage-3  
C 'fExample.svl13n7pagev_user/ExampleocoverP1hTOP.Example' 2
```

↓ Parse + Translate

```
"Example.data_gt_100": 2
```

	Line	Toggle	FSM	Ready/Valid	Mux Toggle	Condition
<b>Verilator</b>	✓/✓	✓/✓	✓/X	✓/X	✓/X	X
<b>Treadle</b>	✓/X	✓/X	✓/X	✓/X	✓/X	X
<b>Firesim</b>	✓/X	✓/X	✓/X	✓/X	✓/X	X
<b>Yosys (Formal)</b>	✓/X	✓/X	✓/X	✓/X	✓/X	X
<b>ESSENT</b>	✓/X	✓/X	✓/X	✓/X	✓/X	X