

# FPGA Prototype of SoC

DRAM

100ns  
latency



SoC RTL  
on FPGA  
@100 MHz