GAME BOY CPU INSTRUCTIONS

| GAME BUY CPU INSTRUCTIONS | | | | | | | |
|---------------------------|--|------------------------------|---------------------|--------------|----|-----|--------|
| Mnemonic | Symbolic Operation | Comments | CPU Clocks ×4 | \mathbf{Z} | N | Н | C |
| 8-Bit Transfer | | | | | | | |
| LD r, s | $r \leftarrow s$ | s = r, n, [HL] | r: 1, n: 2, [HL]: 2 | | | | |
| LD d, r | $d \leftarrow r$ | 1 [777] | r: 1, [HL]: 2 | | | | |
| LD d, n | $d \leftarrow n$ | d = r, [HL] | r: 2, [HL]: 3 | | | | |
| LD A, [ss] | $A \leftarrow [ss]$ | ss = BC, DE, HL, nn | | | | | |
| LD [dd], A | [dd] ← A | dd = BC, DE, HL, nn | BC,DE,HL: 2, nn: 4 | | | | |
| LD A, [HL-] | $A \leftarrow [HL], HL \leftarrow HL-1$ | , , , | 2 | | | | |
| LD [HL-], A | $[HL] \leftarrow A, HL \leftarrow HL-1$ | | 2 | - | - | - | - |
| LD A, [HL+] | $A \leftarrow [HL], HL \leftarrow HL+1$ | | 2 | 1 | | | |
| LD [HL+], A | $[HL] \leftarrow A, HL \leftarrow HL+1$ | | 2 | | | | |
| LDH [C], A, | [\$FF00+C] ← A | | 2 | 1 | | | |
| LDH A, [C] | A ← [\$FF00+C] | | 2 | 1 | | | |
| LDH [n], A | [\$FF00+n] ← A | | 3 | - | | | |
| LDH A, [n] | A ← [\$FF00+n] | | 3 | - | | | |
| | | | 3 | | | | |
| 16-Bit Tra | | 11 DG DE III GD | | | | I | |
| LD dd, nn | $dd \leftarrow nn$ | dd = BC, DE, HL, SP | 3 | | | | |
| LD [nn], SP | $[nn] \leftarrow SP_L, [nn+1] \leftarrow SP_H$ | | 5 | - | - | - | - |
| LD SP, HL | SP ← HL | | 2 | | | | |
| LD HL, SP+e | HL ← SP+e | | 3 | 0 | 0 | * | * |
| PUSH ss | $ \begin{array}{c} [\text{SP-1}] \leftarrow \text{ss}_{\text{H}}, \ [\text{SP-2}] \leftarrow \text{ss}_{\text{L}}, \\ \text{SP} \leftarrow \text{SP-2} \end{array} $ | ss = BC, DE, HL, AF | 4 | | | | |
| POP dd | $ dd_L \leftarrow [SP], dd_H \leftarrow [SP+1],$ | dd = BC, DE, HL, AF | 3 | - | - | - | - |
| | $ SP \leftarrow SP+2 $ $c \& Logical$ | | | | | | |
| ADD s | $A \leftarrow A + s$ | | | * | 0 | * | * |
| ADC s | $A \leftarrow A + s + CY$ | | | | | | |
| SUB s | $A \leftarrow A - s$ | 037: 11 | | * | 1 | * | * |
| SBC s | $A \leftarrow A - s - CY$ | CY is the carry flag. | r: 1, n: 2, [HL]: 2 | * | -1 | * | * |
| CP s | A - s | s = r, n, [HL] | | * | 1 | | |
| AND s | $A \leftarrow A \wedge s$ | l h | | | 0 | 1 | 0 |
| OR s | $A \leftarrow A \lor s$ | Bitwise operations | | * | 0 | 0 | 0 |
| XOR s | $A \leftarrow A \oplus s$ | J | | * | | * | |
| INC s | $s \leftarrow s + 1$ | s = r, [HL] | r: 1, [HL]: 3 | * | 0 | * | - |
| DEC s | $s \leftarrow s - 1$ | | | T | 1 | т . | - |
| 16-Bit Ar | ithmetic | | | | | | |
| ADD HL, ss | $\text{HL} \leftarrow \text{HL} + \text{ss}$ | | 2 | - | 0 | * | * |
| ADD SP, e | $SP \leftarrow SP + e$ | | 4 | 0 | 0 | * | * |
| INC ss | $ss \leftarrow ss + 1$ | ss = BC, DE, HL, SP | 2 | | | | |
| DEC ss | $ss \leftarrow ss - 1$ | | 2 | _ | - | - | _ |
| Miscellaneous | | | | | | | |
| SWAP s | 7 43 0 | Swap nibbles. $s = r$, [HL] | r: 2, [HL]: 4 | * | 0 | 0 | 0 |
| DAA | Adjusts A to packed BCD | | 1 | * | - | 0 | * |
| CPL | $A \leftarrow \overline{A}$ | | 1 | - | 1 | 1 | - - |
| CCF | $CY \leftarrow \overline{CY}$ | CY is the carry flag. | 1 | - | 0 | 0 | * |
| SCF | CY ← 1 | , , | 1 | - | 0 | 0 | 1 |
| NOP | No operation | | 1 | | | | |
| HALT | Enter HALT mode | | N/A | | | | |
| STOP | Enter STOP mode | | N/A | - | - | - | - |
| DI | Disable Interrupts | | 1 | | | | |
| EI | Enable Interrupts | | 1 | | | | |

| | GAME BOY | CPU INSTRUCT | TIONS | | | | |
|-------------|--|--------------------------------|-------------------------|--------------|---|---|--------------|
| Mnemonic | Symbolic Operation | Comments | CPU Clocks ×4 | \mathbf{Z} | N | Н | \mathbf{C} |
| Rotates & | & Shifts | | | | | | |
| RLCA | CY | | | | | | |
| RLA | | | 1 | 0 | 0 | 0 | * |
| RRCA | ▶ 7 → 0 C Y | | 1 | U | U | U | |
| RRA | <u> </u> | | | | | | |
| RLC s | CY - 7-0-4 | | | | | | |
| RL s | | A [TTT] | r: 2, [HL]: 4 | * | 0 | 0 | * |
| RRC s | <u> </u> | s = A, r, [HL] | | | | | |
| RR s | <u> </u> | | | | | | |
| SLA s | CY | | | | | | |
| SRA s | ▶ 7→0→CY | s = r, [HL] | r: 2, [HL]: 4 | | | | |
| SRL s | 0 → [7 → 0] → [CY] | | | | | | |
| Bit Oper | ations | | | | | | |
| BIT b, s | $Z \leftarrow \overline{s_b}$ | | r: 2, [HL]: 3 | * | 0 | 1 | - |
| SET b, s | $s_b \leftarrow 1$ | Z is zero flag. $s = r$, [HL] | r: 2, [HL]: 4 | _ | _ | _ | _ |
| RES b, s | $s_b \leftarrow 0$ | | , [] | | | | |
| Jumps | | | | | | | |
| JP nn | PC ← nn | | 4 | | | | |
| JP cc, nn | If cc is true, $PC \leftarrow nn$ | | If cc is true, 4 else 3 | | | | |
| JP HL | PC ← HL | | 1 | - | - | - | - |
| JR e | PC ← PC + e | Base address is that | 3 | | | | |
| JR cc, e | If cc is true, $PC \leftarrow PC + e$ | of next instruction | If cc is true, 3 else 2 | | | | |
| Calls & I | Returns | | | | | | |
| CALL nn | $[SP-1] \leftarrow PC_H, [SP-2] \leftarrow PC_L,$ | | 6 | | | | |
| CATT | $SP \leftarrow SP-2, PC \leftarrow nn$ If cc is true, same as CALL nn | | TC : 4 | | | | |
| CALL cc, nn | | | If cc is true, 6 else 3 | | | | |
| RST f | Fast shortcut for CALL f $PC_{L} \leftarrow [SP], PC_{H} \leftarrow [SP+1],$ | | 4 | | | | |
| KEI | $ PC_L \leftarrow [SP], PC_H \leftarrow [SP+1],$ $ SP \leftarrow SP+2$ | | 4 | - | - | - | - |
| RET cc | If cc is true, same as RET | | If cc is true, 5 else 2 | | | | |
| RETI | RET then enable interrupts | | 4 | | | | |

Terminology

| - | Flag is not affected by this operation. |
|----------------|--|
| * | Flag is affected according to result of operation. |
| b | A bit number in any 8-bit register or memory location. |
| СС | Flag condition code: C, NC, Z, NZ |
| d | Any 8-bit destination register or memory location. |
| dd | Any 16-bit destination register or memory location. |
| е | 8-bit signed offset (-128 to 127). |
| f | Special call location in page zero (00h, 08h 38h). |
| n | Any 8-bit integer constant. |
| nn | Any 16-bit integer constant. |
| r | Any 8-bit register (A, B, C, D, E, H or L). |
| S | Any 8-bit source register or memory location. |
| s _b | A bit in a specific 8-bit register or memory location. |
| SS | Any 16-bit source register or memory location. |
| | |

Flags

| Z | Zero | | |
|---|------------|--|--|
| N | Subtract | | |
| Н | Half Carry | | |
| С | Carry | | |