GAME BOY CPU INSTRUCTIONS

| Inemonic Symbolic Operation | Comments | CPU Clocks ×4 | \mathbf{Z} | N | Н | C | 1 |
|-----------------------------|----------|---------------|--------------|---|---|---|---|
|-----------------------------|----------|---------------|--------------|---|---|---|---|

8-Bit Transfer

| LD r, s | $r \leftarrow s$ | s = r, n, [HL] | r: 1, n: 2, [HL]: 2 | | | | |
|-------------|---|---------------------|---------------------|-----|---|---|---|
| LD d, r | $d \leftarrow r$ | d = r, [HL] | r: 1, [HL]: 2 | | | | |
| LD d, n | $d \leftarrow n$ | u — 1, [1111] | r: 2, [HL]: 3 | | | | |
| LD A, [ss] | $A \leftarrow [ss]$ | ss = BC, DE, HL, nn | BC,DE,HL: 2, nn: 4 | | | | |
| LD [dd], A | $[dd] \leftarrow A$ | dd = BC, DE, HL, nn | | | | | |
| LD A, [C] | $A \leftarrow [\$FF00+C]$ | | 2 | | | | |
| LD A, [HL-] | $A \leftarrow [HL], HL \leftarrow HL-1$ | | 2 |] - | _ | - | - |
| LD [HL-], A | $[HL] \leftarrow A, HL \leftarrow HL-1$ | | 2 | | | | |
| LD A, [HL+] | $A \leftarrow [HL], HL \leftarrow HL+1$ | | 2 | | | | |
| LD [HL+], A | $[HL] \leftarrow A, HL \leftarrow HL+1$ | | 2 | | | | |
| LDH [n], A | [\$FF00+n] ← A | | 3 | | | | |
| LDH A, [n] | $A \leftarrow [\$FF00+n]$ | | 3 | | | | |

16-Bit Transfer

| LD dd, nn | $dd \leftarrow nn$ | dd = BC, DE, HL, SP | 3 | | | | |
|---------------|---|---------------------|---|---|---|---|---|
| LD [nn], SP | $[nn] \leftarrow SP$ | | 5 | - | - | - | - |
| LD SP, HL | $\mathtt{SP} \leftarrow \mathtt{HL}$ | | 2 | | | | |
| LD HL, [SP+e] | $HL \leftarrow [SP+e]$ | | 3 | 0 | 0 | * | * |
| PUSH ss | $[SP-1] \leftarrow ss_H, [SP-2] \leftarrow ss_L,$ | ss = BC, DE, HL, AF | 4 | | | | |
| | $SP \leftarrow SP-2$ | | | | | | |
| POP dd | $dd_L \leftarrow [SP], dd_H \leftarrow [SP+1],$ | dd = BC, DE, HL, AF | 3 | _ | _ | _ | _ |
| | $SP \leftarrow SP+2$ | | | | | | |

8-Bit Arithmetic & Logical

| ADD s | $A \leftarrow A + s$ | | | * | 0 | * | * |
|-------|---------------------------|-----------------------|---------------------|---|---|---|---|
| ADC s | $A \leftarrow A + s + CY$ | | | | " | | |
| SUB s | $A \leftarrow A - s$ | | | * | 1 | * | * |
| SBC s | $A \leftarrow A + s - CY$ | CY is the carry flag. | r: 1, n: 2, [HL]: 2 | | 1 | | |
| AND s | $A \leftarrow A \wedge s$ | s = r, n, [HL] | | * | 0 | 1 | 0 |
| OR s | $A \leftarrow A \lor s$ | | | * | 0 | 0 | 0 |
| XOR s | $A \leftarrow A \oplus s$ | | | | " | | U |
| CP s | A - s | | | * | 1 | * | * |
| INC s | $s \leftarrow s + 1$ | a — r [III] | ₩ 1 [UI] l 2 | * | 0 | * | - |
| DEC s | $s \leftarrow s - 1$ | s = r, [HL] | r: 1, [HL]: 3 | * | 1 | * | - |

16-Bit Arithmetic

| ADD HL, ss | $HL \leftarrow HL + ss$ | | 2 | - | 0 | * | * |
|------------|-------------------------|----------------------|---|---|---|---|---|
| ADD SP, e | $SP \leftarrow SP + e$ | ss = BC, DE, HL, SP | 4 | 0 | 0 | * | * |
| INC ss | $ss \leftarrow ss + 1$ | ss = bc, be, iii, sr | 2 | | | | |
| DEC ss | $ss \leftarrow ss - 1$ | | 2 | - | _ | _ | - |

Miscellaneous

| SWAP s | 7 43 0 | Swap nibbles. s = r, [HL] | r: 2, [HL]: 4 | * | 0 | 0 | 0 |
|--------|-------------------------------|---------------------------|---------------|---|---|---|---|
| DAA | Converts A into packed BCD | | 1 | * | - | 0 | * |
| CPL | $A \leftarrow \overline{A}$ | | 1 | - | 1 | 1 | - |
| CCF | $CY \leftarrow \overline{CY}$ | CV is the carry flag | 1 | - | 0 | 0 | * |
| SCF | CY ← 1 | CY is the carry flag. | 1 | - | 0 | 0 | * |
| NOP | No operation | | 1 | | | | |
| HALT | Enter HALT mode | | 1 |] | | | |
| STOP | Enter STOP mode | | 1 | - | - | - | - |
| DI | Disable Interrupts | | 1 |] | | | |
| EI | Enable Interrupts | | 1 | | | | |

GAME BOY CPU INSTRUCTIONS

| nemonic Symbolic Operation | Comments | CPU Clocks ×4 | \mathbf{Z} | N | Н | C |] |
|----------------------------|----------|---------------|--------------|---|---|---|---|
|----------------------------|----------|---------------|--------------|---|---|---|---|

Rotates & Shifts

| RLCA | CY - 7-0-4 | | | | | | |
|-------|--|------------------|----------------|---|---|---|---|
| RLA | | | 1 | 0 | 0 | 0 | * |
| RRCA | ▶ 7 → 0 ▶ CY | | 1 | | | | |
| RRA | ▶ 7 → 0 → CY | | | | | | |
| RLC s | CY - 7-0-4 | | | | | | |
| RL s | <u> </u> | s = A, r, [HL] | r: 2, [HL]: 4 | | | | |
| RRC s | → [7→0] →CY | s — A, I, [IIII] | 1. 2, [111]. 4 | | | | |
| RR s | ▶ [7 → 0] → [CY] | | | * | 0 | 0 | * |
| SLA s | [CY] ∢ —[7 ∢ —0] ∢ —0 | | | | | | |
| SRA s | ▶ 7 → 0 → CY | s = r, [HL] | r: 2, [HL]: 4 | | | | |
| SRL s | 0 → (7 → 0) → (CY) | | | | | | |

Bit Operations

| BIT b, s | $Z \leftarrow \overline{s_b}$ | | r: 2, [HL]: 3 | * | 0 | 1 | - |
|----------|-------------------------------|--------------------------------|-----------------|---|---|---|---|
| SET b, s | $s_b \leftarrow 1$ | Z is zero flag. $s = r$, [HL] | r: 2, [HL]: 4 | | | | |
| RES b, s | $s_b \leftarrow 0$ | | 1. 2, [1111]. 4 | - | _ | _ | _ |

Jumps

| JP nn | PC ← nn | 4 | | | | |
|-----------|---------------------------------------|-----------------------|---|---|---|---|
| JP cc, nn | If cc is true, PC ← nn | If cc is true, 4 else | 3 | | | |
| JP HL | $PC \leftarrow HL$ | 1 | - | - | - | - |
| JR e | PC ← PC + e | 3 | | | | |
| JR cc, e | If cc is true, $PC \leftarrow PC + e$ | If cc is true, 3 else | 2 | | | |

Calls & Returns

| | Couring | | | | | |
|-------------|---|-------------------------|---|---|---|---|
| CALL nn | $[SP-1] \leftarrow PC_H, [SP-2] \leftarrow PC_L,$ | 6 | | | | |
| | $SP \leftarrow SP-2$ | | | | | |
| CALL cc, nn | If cc is true, same as CALL nn | If cc is true, 6 else 3 | | | | |
| RST f | $[SP-1] \leftarrow PC_H, [SP-2] \leftarrow PC_L, SP$ | 4 | | | | |
| | \leftarrow SP-2, PC _H \leftarrow 0, PC _L \leftarrow f | | _ | _ | _ | - |
| RET | $PC_L \leftarrow [SP], PC_H \leftarrow [SP+1],$ | 4 | | | | |
| | $SP \leftarrow SP+2$ | | | | | |
| RET cc | If cc is true, same as RET | If cc is true, 5 else 2 | | | | |
| RETI | RET then enable interrupts | 4 | | | | |

Terminology

| - | Flag is not affected by this operation. |
|----------------|--|
| * | Flag is affected according to result of operation. |
| b | A bit number in any 8-bit register or memory location. |
| СС | Flag condition code: C, NC, Z, NZ |
| d | Any 8-bit destination register or memory location. |
| dd | Any 16-bit destination register or memory location. |
| е | 8-bit signed offset (-128 to 127). |
| f | Special call location in page zero (00h, 08h 38h). |
| n | Any 8-bit integer constant. |
| nn | Any 16-bit integer constant. |
| r | Any 8-bit register (A, B, C, D, E, H or L). |
| S | Any 8-bit source register or memory location. |
| s _b | A bit in a specific 8-bit register or memory location. |
| SS | Any 16-bit source register or memory location. |
| | |

Flags

| Z | Zero |
|---|------------|
| N | Subtract |
| Н | Half Carry |
| С | Carry |