

# GAME BOY CPU INSTRUCTIONS

Mnemonic	Symbolic Operation	Comments	CPU Clocks ×4	Z	N	H	C
----------	--------------------	----------	---------------	---	---	---	---

## 8-Bit Transfer

LD r, s	$r \leftarrow s$	$s = r, n, [HL]$	r: 1, n: 2, [HL]: 2	-	-	-	-
LD d, r	$d \leftarrow r$	$d = r, [HL]$	r: 1, [HL]: 2				
LD d, n	$d \leftarrow n$		r: 2, [HL]: 3				
LD A, [ss]	$A \leftarrow [ss]$	$ss = BC, DE, HL, nn$	BC,DE,HL: 2, nn: 4				
LD [dd], A	$[dd] \leftarrow A$	$dd = BC, DE, HL, nn$					
LD A, [HL-]	$A \leftarrow [HL], HL \leftarrow HL-1$		2				
LD [HL-], A	$[HL] \leftarrow A, HL \leftarrow HL-1$		2				
LD A, [HL+]	$A \leftarrow [HL], HL \leftarrow HL+1$		2				
LD [HL+], A	$[HL] \leftarrow A, HL \leftarrow HL+1$		2				
LDH [C], A,	$[\$FF00+C] \leftarrow A$		2				
LDH A, [C]	$A \leftarrow [\$FF00+C]$		2				
LDH [n], A	$[\$FF00+n] \leftarrow A$		3				
LDH A, [n]	$A \leftarrow [\$FF00+n]$		3				

## 16-Bit Transfer

LD dd, nn	$dd \leftarrow nn$	$dd = BC, DE, HL, SP$	3	-	-	-	-
LD [nn], SP	$[nn] \leftarrow SP_L, [nn+1] \leftarrow SP_H$		5				
LD SP, HL	$SP \leftarrow HL$		2				
LD HL, SP+e	$HL \leftarrow SP+e$		3	0	0	*	*
PUSH ss	$[SP-1] \leftarrow ss_H, [SP-2] \leftarrow ss_L,$ $SP \leftarrow SP-2$	$ss = BC, DE, HL, AF$	4	-	-	-	-
POP dd	$dd_L \leftarrow [SP], dd_H \leftarrow [SP+1],$ $SP \leftarrow SP+2$	$dd = BC, DE, HL, AF$	3				


## Arithmetic & Logical

ADD s	$A \leftarrow A + s$	<div>CY is the carry flag. <math>s = r, n, [HL]</math></div> <div>}</div> <div>Bitwise operations</div>	r: 1, n: 2, [HL]: 2	*	0	*	*	
ADC s	$A \leftarrow A + s + CY$			*	1	*	*	
SUB s	$A \leftarrow A - s$			*	1	*	*	
SBC s	$A \leftarrow A - s - CY$			*	0	1	0	
CP s	$A - s$			*	0	0	0	
AND s	$A \leftarrow A \wedge s$		s = r, [HL]	r: 1, [HL]: 3	*	0	*	-
OR s	$A \leftarrow A \vee s$				*	1	*	-
XOR s	$A \leftarrow A \oplus s$							
INC s	$s \leftarrow s + 1$							
DEC s	$s \leftarrow s - 1$							

## 16-Bit Arithmetic

ADD HL, ss	$HL \leftarrow HL + ss$	$ss = BC, DE, HL, SP$	2	-	0	*	*
ADD SP, e	$SP \leftarrow SP + e$		4	0	0	*	*
INC ss	$ss \leftarrow ss + 1$		2	-	-	-	-
DEC ss	$ss \leftarrow ss - 1$		2				












## Miscellaneous

SWAP s		Swap nibbles. $s = r, [HL]$	r: 2, [HL]: 4	*	0	0	0
DAA	Adjusts A to packed BCD	CY is the carry flag.	1	*	-	0	*
CPL	$A \leftarrow \overline{A}$		1	-	1	1	-
CCF	$CY \leftarrow \overline{CY}$		1	-	0	0	*
SCF	$CY \leftarrow 1$		1	-	0	0	1
NOP	No operation		1	-	-	-	-
HALT	Enter HALT mode		N/A				
STOP	Enter STOP mode		N/A				
DI	Disable Interrupts		1				
EI	Enable Interrupts		1				

# GAME BOY CPU INSTRUCTIONS

Mnemonic	Symbolic Operation	Comments	CPU Clocks ×4	Z	N	H	C
----------	--------------------	----------	---------------	---	---	---	---

## Rotates & Shifts

RLCA			1	0	0	0	*
RLA							
RRCA							
RRA							
RLC s		s = A, r, [HL]	r: 2, [HL]: 4	*	0	0	*
RL s							
RRC s							
RR s							
SLA s		s = r, [HL]	r: 2, [HL]: 4	*	0	0	*
SRA s							
SRL s							

## Bit Operations

BIT b, s	$Z \leftarrow \overline{s_b}$	Z is zero flag. s = r, [HL]	r: 2, [HL]: 3	*	0	1	-
SET b, s	$s_b \leftarrow 1$		r: 2, [HL]: 4	-	-	-	-
RES b, s	$s_b \leftarrow 0$						

## Jumps

JP nn	$PC \leftarrow nn$	Base address is that of <i>next</i> instruction	4	-	-	-	-
JP cc, nn	If cc is true, $PC \leftarrow nn$		If cc is true, 4 else 3				
JP HL	$PC \leftarrow HL$		1				
JR e	$PC \leftarrow PC + e$		3				
JR cc, e	If cc is true, $PC \leftarrow PC + e$		If cc is true, 3 else 2				

## Calls & Returns

CALL nn	$[SP-1] \leftarrow PC_H$ , $[SP-2] \leftarrow PC_L$ , $SP \leftarrow SP-2$ , $PC \leftarrow nn$		6	-	-	-	-
CALL cc, nn	If cc is true, same as CALL nn		If cc is true, 6 else 3				
RST f	Fast shortcut for CALL f		4				
RET	$PC_L \leftarrow [SP]$ , $PC_H \leftarrow [SP+1]$ , $SP \leftarrow SP+2$		4				
RET cc	If cc is true, same as RET		If cc is true, 5 else 2				
RETI	RET then enable interrupts		4				

## Terminology

-	Flag is not affected by this operation.
*	Flag is affected according to result of operation.
b	A bit number in any 8-bit register or memory location.
cc	Flag condition code: C, NC, Z, NZ
d	Any 8-bit destination register or memory location.
dd	Any 16-bit destination register or memory location.
e	8-bit signed offset (-128 to 127).
f	Special call location in page zero (00h, 08h... 38h).
n	Any 8-bit integer constant.
nn	Any 16-bit integer constant.
r	Any 8-bit register (A, B, C, D, E, H or L).
s	Any 8-bit source register or memory location.
s <sub>b</sub>	A bit in a specific 8-bit register or memory location.
ss	Any 16-bit source register or memory location.

## Flags

Z	Zero
N	Subtract
H	Half Carry
C	Carry