



Assignment-8

Implement a FIFO using HLS

Simulation :



Result :



Synthesis :

Activities AnyDesk May 17 21:53

AnyDesk 843121635

843 121 635

Vivado HLS 2019.2 - ap_fifo_hls (/home/seshar/Desktop/ap_fifo_hls)

Explorer II

- ap_fifo_hls
 - Source
 - ap_fifo_hls.cpp
 - Test Bench
 - ap_fifo_hls_testbench.v
 - Solution1
 - constraints
 - directives.tcl
 - script.tcl
 - csim
 - build
 - report
 - impl
 - syn

Synthesis Report for 'tffo'

General Information

Date: Wed May 17 21:52:49 2023
Version: 2019.2 (Build 2709478 on Wed Nov 06 22:10:23 MST 2019)
Project: ap_fifo_hls
Solution: solution1
Product family: zynqplus
Target device: xczu28dr-fvgt1517-2-e

Performance Estimates

Timing

Summary

Clock Target EstimatedUncertainty
ap_clk10.00 ns 3.895 ns 1.25 ns

Latency

Summary

Latency (cycles), Latency (absolute) Interval (cycles)
min max min max min max Type
1 210,000 ns 20,000 ns 1 none

Detail

Instance

Loop

Utilization Estimates

Summary

Name	BRAM	18K DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	210	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	0	-	64	8	0
Multiplexer	-	-	129	-	-
Register	-	-	113	-	-
Util	0	0	377	347	0
Available	2160	427285056045280	80	-	-
Utilization (%)	0	0	-0	-0	0

Detail

Instance

Console II

Vivado HLS Console
Finished C synthesis.

DRCS II

Name Details

- All Categories
 - THROUGHPUT
 - [HLS 200-789]
 - SCHEDULE
 - [SCHED 204-61]

**** Estimated Fmax: 256.69 MHz

Option 'relax_ii_for_timing' is enabled, will increase