


### Simulation :



Vivado HLS 2019.2 - basic\_ALU (/home/sekhar/Desktop/basic\_ALU)

al\_u\_csim.log | operations.cpp | r| Synthesis(solution1)alu\_csynth.rpt

### Synthesis Report for 'alu'

#### General Information

Date: Tue May 16 18:37:43 2023  
Version: 2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)  
Project: basic\_ALU  
Solution: solution1  
Product family: zynqplus  
Target device: xczu28d-fvlg1517-2-e

#### Performance Estimates

##### Timing

###### Summary

Clock Target	Estimated	Uncertainty
ap_clk 10.00 ns	2.688 ns	1.25 ns

###### Latency

###### Summary

Latency (cycles)	Latency (absolute)	Interval (cycles)			
min	max	min	max	Type	
2	12	20.000 ns	0.120 us	2	12none

###### Detail

###### Instance

###### Loop

#### Utilization Estimates

##### Summary

Name	BRAM_18KDSP48E	FF	LUT	URAM
DSP	-	-	-	-
Expression	-	0	0	96
FIFO	-	-	-	-
Instance	-	106	41	-
Memory	-	-	-	-
Multiplexer	-	-	145	-
Register	-	24	-	-
Total	0	0	130	282
Available	2160	427285056425280	80	80
Utilization (%)	0	0	-0	-0

##### Detail

###### Instance

###### DSP48E

###### Memory

###### FIFO

###### Expression

###### Multiplexer