

# **Digital circuit using HLS for a packet shifter**

*K.Vijaya Lakshmi*

Duration : 06-06-2023 to 12-06-2023

# Table Of Content


<b>Problem Statement:</b> .....	<b>2</b>
🎯 Requirements.....	2
👛 Considerations.....	3
🚚 Deliverables.....	4
<b>Solution Approach</b> .....	<b>4</b>
<b>Code Implementation</b> .....	<b>5</b>
<b>HLS Reports Analysis</b> .....	<b>6</b>
Simulation Result.....	6
Synthesis Report.....	6
Fmax.....	8
<b>Vivado Block Diagram</b> .....	<b>9</b>
<b>RTL simulation</b> .....	<b>10</b>
<b>Conclusion</b> .....	<b>11</b>

## Problem Statement:

Design a digital circuit using HLS for a packet shifter.

### 🎯 Requirements

- The circuit should produce an output packet from an input packet as illustrated in the below figure.



- The primary requirement is the output packet generation should be continuous without any idle clock cycles inbetween consecutive output packets, as the input packets stream will be continuous.
- But, Initial one time latency is acceptable.
- The input and output buses should use AXIS interface.
- Minimum Fmax required is 400MHz.

### Considerations

- Each packet length is 4096 bytes, and it will be received at a rate of 1 byte per clock cycle.

- Infinite stream of such packets will be fed to the circuit without any IDLE clock cycles in between consecutive input packets.
- The LSB byte of a packet will be received first.
- A packet end indicated by the TLAST signal in both input and output.



## Deliverables


- HDL code implementation of the circuit.
- RTL simulation results.
- Images of the waveforms.
- Resource utilization report analysis.
- Timing report which contains the latency, Interval, throughput and the Fmax of the circuit.
- Documentation detailing the design choices, implementation steps, and performance evaluation

## Solution Approach

- Based on the given input and output format mentioned in the assignment, I written half of the input stream to a buffer(array ) and the remaining half of the input packet was directly given to the output stream .
- So if input packet contains 8 bytes of data , for example { 1,2,3,4,5,6,7,8} then output should be {5,6,7,8 , 1,2,3,4 } , so we first store 4 elements to an array and remaining is given to output stream and after this we read the input stored in the buffer(array ) .
- Initial one time latency is because we are writing half of the input data to an array , so it will happen and we have to make sure input and output is continuous .

## Code Implementation

- I implemented the code using switch case statements , that can be understood by the following FSM (Finite State Machine ) .



***Figure 1 : Steps in code implementation***


**S1 State** : In the S1 state I store half of the input stream( each packet containing N bytes of data ) to a buffer of size N/2 . It works based on the counter ,if the condition fails it goes to S2 state .

**S2 State** : In the S2 state I'm giving the other half of the array directly to the output stream . If bypassing completes in this state it goes to S3 state .

**S3 State** : In the S3 state , I'm writing the stored elements in the S1 state to the output and storing another half of the data from another packet to the array .If this completes it goes to S2 state ( process continues between S2 and S3 state ).

## HLS Reports Analysis

### Simulation Result



The screenshot shows the Vivado HLS 2019.2 interface. The main window displays the simulation log for 'data\_packet\_csim.log'. The log contains a series of data points with timestamps and 'tlast' values, indicating the completion of each data packet. The simulation ends with a message: '4103 INFO: [SIM 3] \*\*\*\*\* CSIM finish \*\*\*\*\*'. The bottom panel shows the 'Console' tab with the text 'Data: 251, tlast: 0'.

```
4069 Data: 223, tlast: 0
4070 Data: 224, tlast: 0
4071 Data: 225, tlast: 0
4072 Data: 226, tlast: 0
4073 Data: 227, tlast: 0
4074 Data: 228, tlast: 0
4075 Data: 229, tlast: 0
4076 Data: 230, tlast: 0
4077 Data: 231, tlast: 0
4078 Data: 232, tlast: 0
4079 Data: 233, tlast: 0
4080 Data: 234, tlast: 0
4081 Data: 235, tlast: 0
4082 Data: 236, tlast: 0
4083 Data: 237, tlast: 0
4084 Data: 238, tlast: 0
4085 Data: 239, tlast: 0
4086 Data: 240, tlast: 0
4087 Data: 241, tlast: 0
4088 Data: 242, tlast: 0
4089 Data: 243, tlast: 0
4090 Data: 244, tlast: 0
4091 Data: 245, tlast: 0
4092 Data: 246, tlast: 0
4093 Data: 247, tlast: 0
4094 Data: 248, tlast: 0
4095 Data: 249, tlast: 0
4096 Data: 250, tlast: 0
4097 Data: 251, tlast: 0
4098 Data: 252, tlast: 0
4099 Data: 253, tlast: 0
4100 Data: 254, tlast: 0
4101 Data: 255, tlast: 1
4102 INFO: [SIM 1] CSim done with 0 errors.
4103 INFO: [SIM 3] ***** CSIM finish *****
4104
```

Vivado HLS Console  
Data: 251, tlast: 0

## Synthesis Report

- The design utilized 344 LUT's and 146 FF's and 1 BRAM .

The screenshot shows the Vivado HLS 2019.2 interface with the synthesis report for 'packet\_shifter' open. The report displays the following data:

**Summary**

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	2.956 ns	1.25 ns

**Latency**

**Summary**

Latency (cycles)	Latency (absolute)	Interval (cycles)
min	min	min
max	max	max
2	220.000 ns	20.000 ns


**Utilization Estimates**

**Summary**

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	218	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	1	-	0	0	0
Multiplexer	-	-	-	126	-
Register	-	-	146	-	-
<b>Total</b>	<b>1</b>	<b>0</b>	<b>146</b>	<b>344</b>	<b>0</b>
Available	2160	4272850560	425280	80	
Utilization (%)	-0	0	-0	-0	0

The console shows 2 DRC-Infos, 0 DRC-Warnings, and 0 DRC-Errors.

- In the synthesis report we can see that the design utilized one BRAM (Single Port BRAM) , where in one clock cycle it reads the data and in the next clock it writes the data , in the below diagram we can see that .Here estimated time is 2.956 ns so Fmax is 338.32 Mhz




## Fmax

- The estimated Fmax for the design is 338.32 MHz .


Name	Details
<div> All Categories </div> <div> <div>THROUGHPUT</div> <div> <div>[HLS 200-789]</div> </div> </div> <div> <div>SCHEDULE</div> <div> <div>[SCHED 204-61]</div> </div> </div>	<div>**** Estimated Fmax: 338.32 MHz</div> <div>Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.</div>



# Vivado Block Diagram



# RTL simulation



( one packet of input data between the blue markers . → input color : Magenta )



(one packet of output data between the blue markers . output color –light purple )

## Conclusion

- In this assignment I generated the output packet continually without any idle clock cycles in between consecutive output packets as input is also continuous .
- I got the Fmax as 338.32 Mhz .