


## Assignment -3

Apply AXI-Stream interface on the I/O ports of the multiplier experiment

Simulation :




The screenshot shows the Vivado IDE interface with the following components:

- Explorer:** Shows the project structure with files like `fixed_hls`, `mul_4.cpp`, and `multi_test_stream.cpp`.
- multiply\_csimpl.log:** Contains the following text:

```
10 /*Assignment : Apply AXI-Stream interface on the I/O ports of the above experiment(Multiplier)
11 *
12 *Solution Approach :
13 *pragm HLS INTERFACE axis port=a ,which means a is a axis port(works on AXI protocol)
14
15 I/O declaration:
16 a= 8 bit input
17 b=8 bit input;
18 result=16 bit output.
19 */
20
21
22 #include "ap_int.h"
23 #include "hls_stream.h"
24
25 void multiply(
26     hls::stream< ap_uint<8> > a,
27     hls::stream< ap_uint<8> > b,
28     hls::stream< ap_uint<16> > &result
29 )
30 {
31     #pragma HLS INTERFACE axis port=a
32     #pragma HLS INTERFACE axis port=b
33     #pragma HLS INTERFACE axis port=result
34
35     ap_uint<8> a_val = a.read(); //reading value from a to a_val
36     ap_uint<8> b_val = b.read(); //reading value from b to b_val
37     ap_uint<16> res = a_val * b_val; //calculating the multiplication
38     result.write(res); //writing the result to result from res
39 }
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
```
- multi\_test\_stream.cpp:** Contains the following code:

```
1 #include "ap_int.h"
2 #include "hls_stream.h"
3 #include "iostream"
4
5 void multiply(hls::stream<ap_uint<8>> &a, hls::stream<ap_uint<8>> &b, hls::stream<ap_uint<16>> &result)
6 {
7     int main() {
8         hls::stream<ap_uint<8>> a;
9         hls::stream<ap_uint<8>> b;
10        hls::stream<ap_uint<16>> result;
11
12        a.write(5);
13        b.write(3);
14
15        multiply(a, b, result);
16
17        ap_uint<16> res = result.read();
18        std::cout << "Result: " << res << std::endl;
19
20        return 0;
21    }
22 }
23
24
```
- Outline:** Shows the hierarchy of the design, including `ap_int.h`, `hls_stream.h`, and `multi_test_stream.cpp`.




The screenshot shows the Vivado IDE interface with the following components:

- Explorer:** Shows the project structure with files like `fixed_hls`, `mul_4.cpp`, and `multi_test_stream.cpp`.
- multiply\_csimpl.log:** Contains the following text:

```
1 #include "ap_int.h"
2 #include "hls_stream.h"
3 #include "iostream"
4
5 void multiply(hls::stream<ap_uint<8>> &a, hls::stream<ap_uint<8>> &b, hls::stream<ap_uint<16>> &result)
6 {
7     int main() {
8         hls::stream<ap_uint<8>> a;
9         hls::stream<ap_uint<8>> b;
10        hls::stream<ap_uint<16>> result;
11
12        a.write(5);
13        b.write(3);
14
15        multiply(a, b, result);
16
17        ap_uint<16> res = result.read();
18        std::cout << "Result: " << res << std::endl;
19
20        return 0;
21    }
22 }
23
24
```
- multi\_test\_stream.cpp:** Contains the following code:

```
1 #include "ap_int.h"
2 #include "hls_stream.h"
3 #include "iostream"
4
5 void multiply(hls::stream<ap_uint<8>> &a, hls::stream<ap_uint<8>> &b, hls::stream<ap_uint<16>> &result)
6 {
7     int main() {
8         hls::stream<ap_uint<8>> a;
9         hls::stream<ap_uint<8>> b;
10        hls::stream<ap_uint<16>> result;
11
12        a.write(5);
13        b.write(3);
14
15        multiply(a, b, result);
16
17        ap_uint<16> res = result.read();
18        std::cout << "Result: " << res << std::endl;
19
20        return 0;
21    }
22 }
23
24
```
- Outline:** Shows the hierarchy of the design, including `ap_int.h`, `hls_stream.h`, and `multi_test_stream.cpp`.

## Result :



## Synthesis Result :

