


## Counter

A counter is a cascade of flipflop's configured to output a specific sequence on application of a clock. Each output of the sequence is dependent on the contents of the flipflops & is called a state of the counter.

The modulus of a counter is the total no. of states of the counter.



### Asynchronous v/s Synchronous Counter

#### Asynchronous

#### Synchronous

- ① In Asynchronous there are different clock signals used to produce the output.
- ① In Synchronous there are continuous clock input signals or same clock pulse to produce the output.

② Operation is slow

② Operation is faster

③ also known as serial counter.

③ also known as parallel counter

④ produces more errors than Synchronous counter

④ produces lesser errors than asynchronous counter.


## Aynchronous Counter

## Synchronous Counter

- (5) Design of the counter is simple
- (5) Design of the counter is complex
- (6) Can work with a fixed number of count sequences
- (6) Can work with a flexible number of count sequences.


① 4-bit binary ripple-up counter used in Asynchronous Counters (Ripple Counter).

### Block diagram




## Truth table

CLK	$\phi_3$	$\phi_2$	$\phi_1$	$\phi_0$	
↓	0	0	0	0	0
↑	0	0	0	1	1
↑	0	0	1	0	2
↑	0	0	1	1	3
↑	0	1	0	0	4
↑	0	1	0	1	5
↑	0	1	1	0	6
↑	0	1	1	1	7
↑	1	0	0	0	8
↑	1	0	0	1	9
↑	1	0	1	0	10
↑	1	0	1	1	11
↑	1	1	0	0	12
↑	1	1	0	1	13
↑	1	1	1	0	14
↑	1	1	1	1	15



② 4-bit binary ripple-down counter using negative edge triggered JK flip flop.

→ Block diagram



$Q_0$  triggers at -ve edge of clock pulse

$Q_1$  triggers at -ve edge  $\overline{Q_0}$  (the edge of  $Q_0$ )


$Q_2$  triggers at -ve edge  $\overline{Q_1}$  (the edge of  $Q_1$ )

$Q_3$  triggers at -ve edge  $\overline{Q_2}$  (the edge of  $Q_2$ ).


## Truth table

$\Phi_3$	$\Phi_2$	$\Phi_1$	$\Phi_0$
1	1	1	1 - 15
1	1	1	0 - 14
1	1	0	1 - 13
1	1	0	0 - 12
1	0	1	1 - 11
1	0	1	0 - 10
1	0	0	1 - 9
0	0	0	1 - 8
1	1	1	0 - 7
0	1	1	0 - 6
0	1	0	1 - 5
0	1	0	0 - 4
1	1	0	0 - 3
0	1	0	0 - 2
1	0	0	0 - 1
0	0	0	0 - 0

Wave form.




③ 4-bit binary ripple up counter using three edge triggered JK flip-flops



- Q<sub>0</sub> triggers at the edge of clock pulse
- Q<sub>1</sub> triggers at the edge of  $\overline{Q}_0$  (-ve edge of Q<sub>0</sub>)
- Q<sub>2</sub> triggers at +ve edge of  $\overline{Q}_1$  (-ve edge of Q<sub>1</sub>)
- Q<sub>3</sub> triggers at +ve edge of  $\overline{Q}_2$  (-ve edge of Q<sub>2</sub>)

Waveform.




Truth Table


	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	C <sub>1</sub> X	C <sub>0</sub> X
0	0	0	0	0	0	0
1	1	0	1	1	0	0
2	0	1	1	0	1	0
3	1	1	0	1	1	1
4	0	0	1	0	0	1
5	1	0	0	1	0	0
6	0	1	0	0	1	1
7	1	1	0	1	1	0
8	0	0	1	0	0	1
9	1	1	1	0	0	0
10	0	1	1	1	1	1
11	1	0	0	1	0	0
12	0	1	0	0	1	1
13	1	1	0	1	1	0
14	0	0	1	0	0	1
15	1	1	1	0	0	0
16	0	1	1	1	1	0
17	1	0	0	0	0	1

v

④ 4-bit binary ripple-down counter using the edge triggered JK flip flop



## Waveform.



Truth table.

$Q_3$	$Q_2$	$Q_1$	$Q_0$	Output
1	1	1	1	1 - 15
1	1	1	0	0 - 14
1	1	0	0	1 - 13
1	1	0	1	0 - 12
1	0	0	1	1 - 11
1	0	0	0	1 - 10
1	0	1	0	1 - 9
1	0	1	1	1 - 8
0	0	0	0	0 - 7
0	0	0	1	1 - 6
0	0	1	0	0 - 5
0	0	1	1	1 - 4
0	1	0	1	1 - 3
0	1	0	0	1 - 2
0	1	1	0	0 - 1
0	1	1	1	1 - 0