


Counter.

A counter is a cascade of flipflop's configured to output a specific sequence on application of a clock. Each output of the sequence is dependent on the contents of the flipflops & is called a state of the counter.

The modulus of a counter is the total no. of states of the counter.



states

6-states
modulo 6 / mod 6

Asynchronous v/s Synchronous Counter

Asynchronous

Synchronous

- ① In Asynchronous there are different clock signals used to produce the output.
- ① In Synchronous there are continuous clock input signals or same clock pulse to produce the output.

- ② Operation is low
- ② Operation is faster

- ③ also known as serial counter.
- ③ also known as parallel counter

- ④ produces more errors than Synchronous counter
- ④ produces lesser error than asynchronous counter.

Asynchronous Counter

(5) Design of the counter is simple

(6) Can work with a fixed number of count sequences


Synchronous Counter

(5) Design of the counter is complex

(6) Can work with a flexible number of count sequences.

(1) 4-bit binary ripple-up counter using Asynchronous Counters (Ripple Counter)


Block diagram



Waveform


Truth table

clk	ϕ_3	ϕ_2	ϕ_1	ϕ_0	
↓	0	0	0	0	0
↑	0	0	0	1	1
↑	0	0	1	0	2
↑	0	0	1	1	3
↑	0	1	0	0	4
↑	0	1	0	1	5
↑	0	1	1	0	6
↑	0	1	1	1	7
↑	1	0	0	0	8
↑	1	0	0	1	9
↑	1	0	1	0	10
↑	1	0	1	1	11
↑	1	1	0	0	12
↑	1	1	0	1	13
↑	1	1	1	0	14
↑	1	1	1	1	15




Q 4-bit binary ripple-down counter using negative edge triggered JK flip flop.

Block diagram



Q_0 triggers at -ve edge of clock pulse
 Q_1 triggers at -ve edge $\overline{Q_0}$ (the edge of Q_0)
 Q_2 triggers at -ve edge $\overline{Q_1}$ (the edge of Q_1)
 Q_3 triggers at -ve edge $\overline{Q_2}$ (the edge of Q_2).


Waveform.



Truth table


Q ₃	Q ₂	Q ₁	Q ₀	
1	1	1	1	15
1	1	1	0	14
1	1	0	1	13
1	1	0	0	12
1	0	1	1	11
1	0	1	0	10
1	0	0	1	9
0	0	0	1	8
1	1	1	0	7
0	1	1	0	6
0	1	0	1	5
0	1	0	0	4
1	1	0	0	3
0	1	0	0	2
1	0	0	0	1
0	0	0	0	0

③ 4-bit binary ripple up counter using the edge triggered JK FF



- Q_0 triggers at the edge of clock pulse
- Q_1 triggers at the edge of $\overline{Q_0}$ (-ve edge of Q_0)
- Q_2 triggers at the edge of $\overline{Q_1}$ (-ve edge of Q_1)
- Q_3 triggers at the edge of $\overline{Q_2}$ (-ve edge of Q_2)


Waveform.




Truth table

Q ₃	Q ₂	Q ₁	Q ₀	
0	0	0	1	0
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
0	1	1	1	14
1	1	1	1	15
0	0	0	0	0

④ 4-bit binary ripple-down counter using the edge triggered JK flip flop



Wave form.



Truth table.

Q ₃	Q ₂	Q ₁	Q ₀	
1	1	1	1	-15
1	1	1	0	-14
1	1	0	1	-13
1	1	0	0	-12
1	0	1	1	-11
1	0	1	0	-10
1	0	0	1	-9
1	0	0	0	-8
0	1	1	1	-7
0	1	1	0	-6
0	1	0	1	-5
0	1	0	0	-4
0	0	1	1	-3
0	0	1	0	-2
0	0	0	1	-1
0	0	0	0	-0