


Registers.

In digital electronics, a register is a temporary storage area built into a CPU that stores & manipulates data during the execution of instructions.

A register is a collⁿ of flipflops. A flip-flop is used to store single bit digital data. For storing a large no. of bits, the storage capacity is increased by grouping more than one flipflops.

If we want to store an n -bit word, we have to store an n -bit word, we have to use n -bit register containing ' n ' no. of ff's.




Shift Register :

The binary data in a register can be moved within the register from one ff to another. The registers that allow such data transfers are called shift register.

There are four mode of operation of a shift Register.

- ① SISO ② SIPO ③ PISO ④ PIPO.

① SISO (Shift Right)



Truth table.

CLK	Q ₃	Q ₂	Q ₁	Q ₀	
↓	0	0	0	0	✓
↑	1	0	0	0	✓
↑	1	1	0	0	✓
↑	1	1	1	0	✓
↑	1	1	1	1	✓
↑	0	1	1	1	✓
↑	0	0	1	1	✓
↑	0	0	0	1	✓

MSB LSB
1 1 1 1

Initially let all the ff be in reset condition
i.e., $Q_3 Q_2 Q_1 Q_0 = 0000$.

If an entry of 4-bit binary number 1111
is made into the register across D_{in} bit,
with LSB bit applied first.

The D i/p of FF3 i.e., D_3 is connected as serial
Input of FF0 is connected as o/p. O/p of Q_3
is given as i/p to D_2 & so on.

Operation.

LSB no. to be entered to D_{in} so $D_{in} = D_3 = 1$
Apply the clock.

- On Raising edge of clk, the FF3 is set, &
stored word in the register is $Q_3 Q_2 Q_1 Q_0 = 1000$
- On 2nd Raising edge of clk, FF2 will be set,
if stored word in the register is $Q_3 Q_2 Q_1 Q_0 = 1100$
- On 3rd Raising edge of clk, FF1 will be set &
stored word in the register is $Q_3 Q_2 Q_1 Q_0 = 1110$
- On 4th Raising edge 4th clock pulse, FF0 will be
set & stored word in the register is $Q_3 Q_2 Q_1 Q_0 = 1111$.

The bits in ff goes on shifting right with
every clock pulse.


SISO shift Register.

In this data entered serially & taken out in parallel fashion.

Data is loaded bit by bit. The o/p's are disabled as long as the data is loading.

As soon as the data loading gets completed, all the f/f's contain their required data, the o/p's are enabled so that all the loaded data is made available over all the o/p lines at the same time.

4 clock pulse are required to load a four bit word.




Truth-table.

CLK	Q3	Q2	Q1	Q0
↓	0	0	0	0
↑	1	0	0	0
↑	1	1	0	0
↑	1	1	1	0
↑	1	1	1	1

Waveforms.


SISO



PIPO shift Registers

When the clk pulse is applied the input binary bits will be loaded into the 11's simultaneously. The loaded bits will appear simultaneously to the o/p side only clock pulse is essential to load all the bits.

Block Diagram.




CLK	B ₃	B ₂	B ₁	B ₀	Q ₃	Q ₂	Q ₁	Q ₀
↓	0	0	0	0	0	0	0	0
↑	1	1	1	1	1	1	1	1

Only one clock pulse is required to load 11th data & 11th o/p is taken.

It's faster compare to SISO & SIPO.

P1P0



Truth Table.

	Q_3	Q_2	Q_1	Q_0
↓	0	0	0	0
↑	1	0	1	0
↑	0	1	0	1
↑	0	0	1	0
↑	0	0	0	1

Wave form.

