DEPARTMENT OF ELECTRICAL ENGINEERING, IIT BOMBAY



A REPORT ON

32-Bit Brent Kung Adder

AUTHOR'S NAME

Kanak Vjay (203070050) Mohd. Faizaan Qureshi (203070062)

Introduction

First Order P and G values

P means propagate signal and G means generate signal. Basically idea is to analyze how carry depends on input carry at various stages.

Let's suppose a case, in a full adder, when A = 1, and B = 1, then irrespective of what the value of input carry is, output carry is always 1.

And other case is when A=0 and B=1, or A=1 and B=0, then output carry of the full adder depends on input carry, i.e. whatever is the input carry is going to be output carry.

And when A=0 and B=0, then output carry is going to be 0, i.e. it does not depend on input carry.

So this condition when A=1 and B=1 is therefore called generate (G) and condition when any one of A and B is 0 not both, then it is called propagate condition (P).

First order P and G values

As we have seen how output carry depends on A and B for its dependence on input carry.

So,
$$C_{i+i} = G_i + P_i$$
. C_i

Here C_{i+1} is output carry of i'th stage, and C_i is input carry to i'th stage.

Where
$$G_i = A_i \cdot B_i$$
 and $P_i = A_i \oplus B_i$

Now we can clearly see that to produce above P and G value, we need only single bit of A and B, that's why it is called first order P and G value.

Now one important observation here is that carry of the stage (i+1) which is very next to i'th stage uses only first order P and G value. This is important to note here because when we design our Brent-Kung adder architecture then this

information is important to produce all the very next stage carry with previous stage carry with the help of first order P and G value.

Now if we put (i-1) in above carry equation then basically we will get carry equation of (i-1)th stage.

So, we will get
$$C_i = G_{i-1} + P_{i-1} \cdot C_{i-1}$$

Now put above equation in 1st equation, we will get =>

$$C_{i+1} = G_i + P_i \cdot (G_{i-1} + P_{i-1} \cdot C_{i-1})$$

Now we can see that after rearranging this equation, we will get just like the equation we got for the first orde case, i.e.

$$C_{i+i} = (G_i + P_i . G_{i-1}) + P_i . P_{i-1} . C_{i-1}$$

So on comparing with first order equation, we can say that =>

$$G_{i,i-1}^2 = G_i^1 + P_i^1$$
 . G_{i-1}^1 and $P_{i,i-1}^2 = P_i^1$. P_{i-1}^1

And also after expressing like these, we observed that $G_{i,i-1}^2$, $P_{i,i-1}^2$ are independent of input carry.

And on clearly observing, we can say that to produce these P and G values, we need 2 first order P and G values of i'th and (i-1)th stage, it means we need 2 bits of A and B to produce these P and G values, so we call it as second order P and G values.

So now, expression simplifies to reduced form as =>

$$C_{i+1} = G_{i,i-1}^2 + P_{i,i-1}^2 \cdot C_{i-1}$$

Here from above relation, we can say that from C_{i-1} given to us, we can find C_{i+1} directly from it (i.e. gap of 2, that means from carry available at i'th stage, we can find carry of (i+2)th stage.

Now let's move to next higher order, now we again we will take 2nd order equation of carry (i.e. expression containing 2nd order P and G values).

Now let's put (i-2) in place of i, to get value of C_{i-1} .

$$C_{i-1} = G_{i-2, i-3}^2 + P_{i-2, i-3}^2 \cdot C_{i-3}$$

Now put this value in above equation, we will get = >

$$C_{i+1} = G_{i,i-1}^2 + P_{i,i-1}^2 \cdot (G_{i-2,i-3}^2 + P_{i-2,i-3}^2 \cdot C_{i-3})$$

Now we can see that it is again will become of the form which we have seen quite often now.

$$G_{i,i-3}^3 = G_{i,i-1}^2 + P_{i,i-1}^2 \cdot G_{i-2,i-3}^2 \text{ and } P_{i,i-3}^3 = P_{i,i-1}^2 \cdot P_{i-2,i-3}^2$$

So, these are called 3rd order P and G values, since it is producing P and G values based on 2nd order P and G values, which in turn uses 1st order values. So, if we see, then we will find that to produce 3rd order P and G values, there is a need of 4 bits of A and B (i.e grouping of 4 bits)

So if we generalize this observation, then we will that the group size over which the carry can be computed directly multiplies by two each time we use a higher order for G and P values. But since we compute higher order P and G values with the help of previous P and G values, then it will add delays. So the time to compute the required higher order G and P values increments by one gate delay. That's why we can say that ultimate time to generate the final carry being logarithmic in the number of bits being added.

Once we calculate higher order P and G values, the final carry can be computed in one step from input carry. What does it means is basically we do not require the internal carries at each bit for final result unlike in case of ripple carry adder, that's why critical carry propagation path in Brent-Kung adder has been significantly reduced in logarithmic style.

And for the sum bits, we just need to do one more step, which is to XOR all first order P's with carry at their stages. So what it means is essentially we need internal carry for the computation of sum bits. So here in Brent-Kung case, output carry is produced of this adder before the sum of this adder.

$$S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i$$

In logarithmic adders, therefore internal bit-wise carry may be available after the final carry. And as we have seen in above discussion that critical path now is not The generation of final carry unlike in the case of ripple carry adder, where we have to wait for the final carry for long time, since rippling is going on in case of ripple carry adder, but the critical path in Brent-Kung adder depends on bit wise sums.

Now let's see the time complexity of Brent-Kung adder. All of the operations which is generation of final carry and final sum result in times which are logarithmic functions of the number of the bits. For wide adders, these can be much faster than other architectures, because if we see the graph of linear curve and logarithmic curve, we can simply observe that log curve slows down for high value of argument on which it is being computed.

Worst case time of generation of final result $\alpha \ln(N)$

Now let's see the working of 32-bit Kung adder =>

All the P and G values (first order, second order, etc) are computed in a tree fashion.

1st oder P and G values:

$$G_i^1 = A_i \cdot B_i$$
 and $P_i^1 = A_i \oplus B_i$

2nd order P and G values:

$$G_{i,i-1}^2 = G_i^1 + P_i^1 \cdot G_{i-1}^1$$
 and $P_{i,i-1}^2 = P_i^1 \cdot P_{i-1}^1$

3rd oder P and G values:

$$G_{i,\ i-3}^3 = G_{i,i-1}^2 + P_{i,i-1}^2 \cdot G_{i-2,\ i-3}^2 \qquad \text{and} \quad P_{i,\ i-3}^3 = P_{i,i-1}^2 \cdot P_{i-2,\ i-3}^2$$

4th order P and G values:

$$G_{i,\ i-7}^4 = G_{i,i-3}^3 + P_{i,i-3}^3$$
 . $G_{i-4,\ i-7}^3$ and $P_{i,\ i-7}^4 = P_{i,i-3}^3$. $P_{i-4,\ i-7}^3$

5th order P and G values:

$$G_{i,\ i-15}^5=G_{i,i-7}^4+P_{i,i-7}^4$$
 . $G_{i-8,\ i-15}^4$ and $P_{i,\ i-15}^5=P_{i,i-7}^4$. $P_{i-8,\ i-15}^4$

6th order P and G values:

$$G_{i,\ i-31}^6 = G_{i,i-15}^5 + P_{i,i-15}^5 \ . \ G_{i-16,\ i-31}^5 \qquad \text{and} \qquad P_{i,\ i-31}^6 = P_{i,i-15}^5 \ . \ P_{i-16,\ i-31}^5$$

Now, once we have calculated all the required P and G values, we can calculate some of the internal carries directly with

$$C_{1} = G_{0}^{1} + P_{0}^{1} \cdot C_{0}$$

$$C_{2} = G_{1,0}^{2} + P_{1,0}^{2} \cdot C_{0}$$

$$C_{4} = G_{3,0}^{3} + P_{3,0}^{3} \cdot C_{0}$$

$$C_{8} = G_{7,0}^{4} + P_{7,0}^{4} \cdot C_{0}$$

$$C_{16} = G_{15,0}^{5} + P_{15,0}^{5} \cdot C_{0}$$

$$C_{32} = G_{31,0}^{6} + P_{31,0}^{6} \cdot C_{0}$$

Now, once we calculated these carries on the periphery of the Brent-Kung adder, now let's compute rest of the carries =>

$$\mathcal{C}_2$$
 ---- using 1st order P and G -----> \mathcal{C}_3

$$C_4$$
 ----- using 1st order P and G -----> C_5

$$C_4$$
 ------ using 2nd order P and G -----> C_6

$$C_6$$
 ----- using 1st order P and G -----> C_7

$$C_8$$
 ------ using 1st oder P and G -----> C_9

| C_8 | using 2 nd order P and G> \mathcal{C}_{10} |
|----------|---|
| C_{10} | using 1st order P and G> \mathcal{C}_{11} |
| C_8 | using 3 rd order P and G> \mathcal{C}_{12} |
| C_{12} | using 1st order P and G> \mathcal{C}_{13} |
| C_{12} | using 2 nd order P and G> \mathcal{C}_{14} |
| C_{14} | using 1st order P and G $$ |
| C_{16} | using 1st order P and G> \mathcal{C}_{17} |
| C_{16} | using 2 nd order P and G> \mathcal{C}_{18} |
| C_{18} | using 1st order P and G> \mathcal{C}_{19} |
| C_{16} | using 3 rd order P and G> \mathcal{C}_{20} |
| C_{20} | using 1st order P and G $$ |
| C_{20} | using 2 nd order P and G> \mathcal{C}_{22} |
| C_{22} | using 1st order P and G> \mathcal{C}_{23} |
| C_{16} | using 4 $^{	ext{th}}$ order P and G> \mathcal{C}_{24} |
| C_{24} | using 1st order P and G> \mathcal{C}_{25} |
| C_{24} | using 2 nd order P and G> \mathcal{C}_{26} |
| C_{26} | using 1st order P and G> \mathcal{C}_{27} |
| C_{24} | using 3 rd order P and G> \mathcal{C}_{28} |
| C_{28} | using 1st order P and G> \mathcal{C}_{29} |
| C_{28} | using 2 nd order P and G> \mathcal{C}_{30} |
| C_{30} | using 1st order P and G> \mathcal{C}_{31} |

So in this way we build a Brent Kung tree for 32-bit unsigned addition of 2 numbers.

Verilog Implementation

```
////// Generating 1st order P's and G's signals ///////
 assign P1 = A \wedge B;
 assign G1 = A \& B;
 ////// Generating 2nd order P's and G's signals //////
genvar i;
 generate
        for(i=0; i<=30; i=i+2) begin: second_stage //32
    assign G2[i/2] = G1[i+1] | (P1[i+1] & G1[i]);
    assign P2[i/2] = P1[i+1] & P1[i];</pre>
 endgenerate
 ///// Generating 3rd order P's and G's signals /////
 generate
        for(i=0; i<=14; i=i+2) begin: third_stage //16
   assign G3[i/2] = G2[i+1] | (P2[i+1] & G2[i]);
   assign P3[i/2] = P2[i+1] & P2[i];</pre>
         end
 endgenerate
 ////// Generating 4th order P's and G's signals /////
 generate
        for(i=0; i<=6; i=i+2) begin: fourth_stage //8
   assign G4[i/2] = G3[i+1] | (P3[i+1] & G3[i]);
   assign P4[i/2] = P3[i+1] & P3[i];</pre>
 endgenerate
 ////// Generating 5th order P's and G's signals
 generate
        for(i=0; i<=2; i=i+2) begin: fifth_stage //4
   assign G5[i/2] = G4[i+1] | (P4[i+1] & G4[i]);
   assign P5[i/2] = P4[i+1] & P4[i];</pre>
 endgenerate
////// Generating 6th order P's and G's signals assign G6 = G5[1] | (P5[1] & G5[0]); assign P6 = P5[1] & P5[0];
////// Generating carry which can be calculated directly from input carry //// assign C[1] = G1[0] \mid (P1[0] \& Ci); assign C[2] = G2[0] \mid (P2[0] \& Ci); assign C[4] = G3[0] \mid (P3[0] \& Ci); assign C[8] = G4[0] \mid (P4[0] \& Ci); assign C[8] = G5[0] \mid (P5[0] \& Ci); assign C[32] = G6 \mid (P6 \& Ci);
```

Testing of Brent-Kung Adder

Now let's test Brent-Kung adder =>


```
4 test cases are =>
```

$$A = 79 \& B = 156$$

$$A = 222 \& B = 993$$

$$A = 149 \& B = 502$$


And we assumed input carry to be 0 in all cases, then simulation in ModelSim looks like =>




Worst case delay calculation

Idea here is, if we put Brent-Kung adder which is combinational block between registers, then after doing STA (i.e. static timing analysis) on the circuit, we can find the worst case delay of the adder.

Quartus when doing STA uses various models to estimate delays



And also Quartus is smart enough to analyze all the paths and tell us the potential failing paths =>



Also best part of Quartus is that it gives all the worst-case timing paths when we do STA on design with Quartus=>

| Slack | From Node | To Node | Launch Clock | Latch Clock | Relationship | Clock Skew | Data Delay |
|--------|-----------|--------------|--------------|-------------|--------------|------------|------------|
| -3.650 | Bt[4] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.936 |
| -3.648 | At[4] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.934 |
| -3.564 | Bt[7] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.850 |
| -3.561 | At[7] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.847 |
| -3.550 | Bt[4] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.483 |
| -3.548 | At[4] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.481 |
| -3.524 | At[1] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.809 |
| -3.509 | At[0] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.794 |
| -3.491 | Bt[5] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.777 |
| -3.468 | Bt[1] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.753 |
| -3.464 | Bt[7] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.397 |
| -3.461 | At[7] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.394 |
| -3.455 | Bt[6] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.741 |
| -3.424 | At[1] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.356 |

| -3.423 | At[2] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.708 |
|--------|--------|--------------|-----|-----|-------|--------|-------|
| -3.411 | Bt[2] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.696 |
| -3.409 | At[0] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.341 |
| -3.391 | Bt[5] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.324 |
| -3.376 | At[12] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.661 |
| -3.374 | At[5] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.660 |
| -3.368 | Bt[1] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.300 |
| -3.355 | Bt[6] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.288 |
| -3.355 | At[9] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.639 |
| -3.351 | At[8] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.635 |
| -3.350 | At[13] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.635 |
| -3.337 | Bt[4] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.623 |
| -3.335 | At[4] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.621 |
| -3.330 | Bt[4] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.616 |
| -3.328 | At[4] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.614 |
| -3.323 | At[2] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.255 |
| -3.312 | Bt[4] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.597 |
| -3.311 | Bt[2] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.243 |
| -3.310 | At[4] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.595 |
| -3.286 | At[6] | sum[31]~reg0 | clk | clk | 1.000 | 0.291 | 4.572 |
| -3.279 | At[3] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.564 |
| -3.276 | At[12] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.208 |
| -3.274 | At[5] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.207 |
| -3.262 | Bt[4] | sum[11]~reg0 | clk | clk | 1.000 | -0.062 | 4.195 |
| -3.260 | At[4] | sum[11]~reg0 | clk | clk | 1.000 | -0.062 | 4.193 |
| -3.256 | Bt[0] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.541 |
| -3.255 | At[9] | sum[23]~reg0 | clk | clk | 1.000 | -0.064 | 4.186 |
| -3.251 | Bt[7] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.537 |

| -3.251 | At[8] | sum[23]~reg0 | clk | clk | 1.000 | -0.064 | 4.182 |
|--------|--------|--------------|-----|-----|-------|--------|-------|
| -3.250 | At[13] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.182 |
| -3.248 | At[7] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.534 |
| -3.245 | Bt[14] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.530 |
| -3.244 | Bt[7] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.530 |
| -3.241 | At[7] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.527 |
| -3.226 | Bt[7] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.511 |
| -3.223 | At[7] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.508 |
| -3.213 | Bt[12] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.498 |
| -3.211 | At[1] | sum[30]~reg0 | clk | clk | 1.000 | 0.290 | 4.496 |
| -3.204 | At[1] | sum[29]~reg0 | clk | clk | 1.000 | 0.290 | 4.489 |
| -3.196 | At[0] | sum[30]~reg0 | clk | clk | 1.000 | 0.290 | 4.481 |
| -3.189 | At[0] | sum[29]~reg0 | clk | clk | 1.000 | 0.290 | 4.474 |
| -3.186 | At[6] | sum[23]~reg0 | clk | clk | 1.000 | -0.062 | 4.119 |
| -3.186 | At[1] | sum[25]~reg0 | clk | clk | 1.000 | 0.289 | 4.470 |
| -3.181 | At[10] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.465 |
| -3.179 | At[3] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.111 |
| -3.178 | Bt[5] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.464 |
| -3.176 | Bt[7] | sum[11]~reg0 | clk | clk | 1.000 | -0.062 | 4.109 |
| -3.173 | At[7] | sum[11]~reg0 | clk | clk | 1.000 | -0.062 | 4.106 |
| -3.171 | Bt[5] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.457 |
| -3.171 | At[0] | sum[25]~reg0 | clk | clk | 1.000 | 0.289 | 4.455 |
| -3.169 | At[11] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.453 |
| -3.163 | Bt[10] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.447 |
| -3.156 | Bt[0] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.088 |
| -3.155 | Bt[1] | sum[30]~reg0 | clk | clk | 1.000 | 0.290 | 4.440 |
| -3.154 | Bt[4] | co~reg0 | clk | clk | 1.000 | 0.291 | 4.440 |
| | Bt[4] | sum[27]~reg0 | | | | | |

| -3.153 | Bt[5] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.438 |
|--------|--------|--------------|-----|-----|-------|--------|-------|
| -3.152 | At[4] | co~reg0 | clk | clk | 1.000 | 0.291 | 4.438 |
| -3.151 | At[4] | sum[27]~reg0 | clk | clk | 1.000 | 0.290 | 4.436 |
| -3.148 | Bt[1] | sum[29]~reg0 | clk | clk | 1.000 | 0.290 | 4.433 |
| -3.145 | Bt[14] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.077 |
| -3.142 | Bt[6] | sum[30]~reg0 | clk | clk | 1.000 | 0.291 | 4.428 |
| 3.141 | Bt[3] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.426 |
| 3.136 | At[1] | sum[11]~reg0 | clk | clk | 1.000 | -0.063 | 4.068 |
| -3.136 | Bt[8] | sum[31]~reg0 | clk | clk | 1.000 | 0.289 | 4.420 |
| 3.135 | Bt[6] | sum[29]~reg0 | clk | clk | 1.000 | 0.291 | 4.421 |
| 3.130 | Bt[1] | sum[25]~reg0 | clk | clk | 1.000 | 0.289 | 4.414 |
| 3.129 | At[15] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.414 |
| 3.127 | Bt[1] | sum[27]~reg0 | clk | clk | 1.000 | 0.289 | 4.411 |
| -3.123 | Bt[1] | sum[15]~reg0 | clk | clk | 1.000 | -0.064 | 4.054 |
| | | | | | | | |
| 3.121 | At[0] | sum[11]~reg0 | clk | clk | 1.000 | -0.063 | 4.053 |
| 3.117 | Bt[6] | sum[25]~reg0 | clk | clk | 1.000 | 0.290 | 4.402 |
| 3.113 | Bt[12] | sum[23]~reg0 | clk | clk | 1.000 | -0.063 | 4.045 |
| 3.110 | At[2] | sum[30]~reg0 | clk | clk | 1.000 | 0.290 | 4.395 |
| -3.103 | Bt[5] | sum[11]~reg0 | clk | clk | 1.000 | -0.062 | 4.036 |
| 3.103 | At[2] | sum[29]~reg0 | clk | clk | 1.000 | 0.290 | 4.388 |
| 3.098 | Bt[2] | sum[30]~reg0 | clk | clk | 1.000 | 0.290 | 4.383 |
| 3.091 | Bt[2] | sum[29]~reg0 | clk | clk | 1.000 | 0.290 | 4.376 |
| 3.085 | At[2] | sum[25]~reg0 | clk | clk | 1.000 | 0.289 | 4.369 |
| 3.081 | At[10] | sum[23]~reg0 | clk | clk | 1.000 | -0.064 | 4.012 |
| 3.073 | At[14] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.358 |
| 3.073 | Bt[2] | sum[25]~reg0 | clk | clk | 1.000 | 0.289 | 4.357 |
| 3.072 | Bt[13] | sum[31]~reg0 | clk | clk | 1.000 | 0.290 | 4.357 |
| -3.069 | At[11] | sum[23]~reg0 | clk | clk | 1.000 | -0.064 | 4.000 |
| | | | | | | | |
| 3.068 | Bt[7] | co~reg0 | clk | clk | 1.000 | 0.291 | 4.354 |
| | | | | | | | |

What we have done is simply added some registers on input side and output side to have sequential kind of design (intentionally it is not), so now Quartus can do STA i.e static timing analysis. What it do in STA is it look for all reg-to-reg paths, and find maximum and minimum delay based on the information it has regarding standard cells and also use characteristics of registers i.e. setup and hold time, and find the maximum frequency which satisfy the setup and hold constraints.

Now after all these analysis, what we get is max frequency, which we look it in other way, then we also get time period which directly corresponds to critical path delay. That's how we calculate critical path delay in any combinational logic.

Conclusion

We have successfully designed and implemented the 32-bit Brent Kung Adder in Verilog and simulated in ModelSim and also use Quartus to do STA on the design after adding ff/registers in the input and output side of Brent-Kung design to find the worst case delay in this adder.