
## A NEW METHOD FOR DETERMINING THE FET SMALL SIGNAL EQUIVALENT CIRCUIT

I EEE MTT, VOL 36, NO. 7, JUL 1988. GILLES DAMBRINE ET AL.

This paper describes how to extract all the elements of a small signal model of a FET, by making s-parameter measurements at relatively low frequency. The resulting s-parameter model to valid upto even 26.5942.

SMALL SIGNAL EQUT CIRCUIT



The y-parameters of the intrinsic device are:

$$y_{11} = \frac{Ri C_{gs}^{2} \omega^{2}}{D} + jw \left(\frac{c_{gs}}{D} + c_{gd}\right) \quad y_{21} = \frac{g_{m}e^{-jwz}}{1 + jRiC_{gs}\omega} - jwC_{gd} - c_{3}$$

$$--(i) \qquad 1 + jRiC_{gs}\omega \qquad --(2i) \qquad y_{22} = g_{d} + j\omega \left(C_{ds} + C_{gd}\right) - c_{4}$$

$$with \quad D = 1 + \omega^{2}C_{gs}^{2} Ri^{2}$$

For a typical low noise device, W2cgs Ri2 < 0.01 at f < 561+2 so D≈1. In addition, assume we<<1

$$y_{11} = R_{i}Cg_{5}^{2}\omega^{2} + j\omega\left(Cg_{5} + Cg_{d}\right) \qquad y_{21} = g_{m} - j\omega\left(Cg_{d} + g_{m}\left(R_{i}C_{g5} + z\right)\right) \\ ---(5) \qquad \qquad ---(7)$$

$$y_{12} = -j\omega G_{d} \qquad --(6) \qquad y_{22} = g_{d} + j\omega\left(Cd_{5} + Cg_{d}\right)$$

So, the method to extract all small signal parameters is:


- 1) Find Cgd from 412
- 2) Use Cga from (1) in y11 and find Ri and Cgs
- (3) Use Cgu, Ri, Cgs in y2, and find gm and c
- (4) Use Gd from y12 in y22 and find gds and Cds

  But to get the y-parameters of the intrinsic device, the
  external / externsic elements need to be known.

Usually, on-water, this is not an issue de due to open-Short de-embedding, so this is not particularly important the know the values of extrinsic elements. But, the method is still good to know. (There may be feed line effects Still)

MEASUREMENT OF EQUIVALENT CIRCUIT ELEMENTS THAT ARE EXTRINSIL

➤ Extraction is done with VAS=0, axa, COLDFET because the equivalent scircuit is simpler, as shown below:



For any gate biasing conditions,  

$$311 = Re/3 + 3dy --- (9)$$
  
 $312 = 321 = Re/2 --- (10)$   
 $322 = Re --- (11)$ 

Re > channel resistance

Bay > equt impedance

of sehottky barrier

$$3dy = Rdy$$
,  $Rdy = NKT$  -- (12)  
 $1+j\omega C_y Rdy$ 

As gote current increases, Rdy decreases and cy increases but Ray decreases rapidly with Egs Vgs => w Ray Cg -> 0 for high gate current densities, then.

$$\frac{3}{3}$$
dy =  $\frac{nkT}{9}$  --- (13)

for large gate current, capacitive effect of gate disappears, 31, > real:  $311 = \frac{R_6}{3} + \frac{nKr}{9I_9} - (14)$ 

To get extrinsic Z parameters, parasitic R/L is added to Intrinsic 3 parameters:

$$Z_{11} = R_{S} + R_{g} + \frac{R_{c}}{3} + \frac{n_{K}T}{q_{J}g} + j_{\omega}(l_{S} + l_{g})$$
 -- (15)  
 $Z_{12} = Z_{21} = R_{S} + R_{c}/2 + j_{\omega}l_{S}$  -- (16)  
 $Z_{22} = R_{S} + R_{d} + R_{c} + j_{\omega}(l_{S} + l_{d})$  -- (17)

The imaginary parts of these equations linearly increases with fig: The real parts are freq independent. But Re(Z11) & 1 Now, parasities are easy to extract.

Im (Z12) = Im (Z21) -> gives by Im (722) & Ls -> gives Ld Im (Z11) & 6 > gives lg

The ordinate of plot of Re(Z11) VS Ig gives Rs+Rg+Rc Re (Z12) = Re(Z21) gives Rs + Re/2

Re (Zzz) = gines Rs + Rd + Rc

4 unknowns 3 relations.

Can use DC measurement to determine Rg, Rd or Rs, or if Rc is known from technology parameters, all unknowns can be solved. This method does not apply for high-gatemetal resistance devices.

Rs ean also be determine by Yang Long Method

## MEASUREMENT OF CPG and CPD PARASITIC CAPACIPANCES

> Bias the FET at VDS = 0 and Vqs < Vp (below threshold)
The equivalent circuit becomes:

For a few GHz, R/L have no influence on imaginary partof y-parameters:

(19) -- Im 
$$(Y_{11}) = j\omega (C_{pg} + 2C_{6})$$
 can be shired  
(19) -- Im  $(Y_{12}) = Im(Y_{21}) = -j\omega C_{6}$  Co,  $C_{pg} \times C_{pd}$ .  
(20) -- Im  $(Y_{22}) = j\omega (C_{6} + C_{pd})$ 

## IMPORTANT NOTE ABOUT FREQUENCY

Most of these extractions are done at low frequency where equations (5) - (8) are valid. In this paper, measurements are done in the 1-5 6Hz trange. If gate length is large, then upper frequency limit has to be reduced for D=1 to be valid. For high frequency devices with short gate length (<0.3 µ) and short gate width (<100 µm), y parameters become too low. Then extractions should be done at higher frequencies where there is less measurement noise in y-parameters.

After parameters are extracted at low frequency, then
the equivalent circuit parameters can be extracted over a
validated