Program Status Word

- The program status word (PSW)
 register, also referred to as the *flag* register, is an 8 bit register
 - > Only 6 bits are used
 - These four are CY (carry), AC (auxiliary carry), P (parity), and OV (overflow)
 - They are called *conditional flags*, meaning that they indicate some conditions that resulted after an instruction was executed
 - The PSW3 and PSW4 are designed as RS0 and RS1, and are used to change the bank
 - > The two unused bits are user-definable



Program Status Word (cont')

The result of signed number operation is too large, causing the high-order bit to overflow into the sign bit

_									
	CY	AÇ	F0	RS1	RS0	OV		Р	
						A	C	D2 40 I	24
CY	PSW	7.7	Carry fl	ag.		A cari	ry irom	D3 to I	<i>J</i> 4
AC	PSW	7.6	Auxilia	ry carry	flag.	Carry	out fro	m the d	7 bit
	PSW	7.5	Availab	le to th	e user i	for gene	ral pur	pose	
RS1	PSV	V.4	Registe	r Bank	selecto	r bit 1.			
RS0	PSV	V.3	Registe	r Bank	selecto	r bit 0.			
QV	PSW	<i>I</i> .2	Overflo	w flag.			(1	1 C	1
/ /	PSW	7.1	User de	finable	1	Reflect t n regist		iber of	1s
P	PSW	V.0	Parity flag. Set/cleared by hardware each						
			instruction cycle to indicate an odd/even						
					-	the acc			

RS1	RS0	Register Bank	Address
0	0	0	00H – 07H
0	1	1	08H – 0FH
1	0	2	10H – 17H
1	1	3	18H – 1FH



ADD Instruction And PSW

Instructions that affect flag bits

Instruction	CY	OV	AC
ADD	Χ	Χ	Χ
ADDC	Χ	Χ	Χ
SUBB	Χ	Χ	Χ
MUL	0	Χ	
DIV	0	Χ	
DA	Χ		
RPC	Χ		
PLC	Χ		
SETB C	1		
CLR C	0		
CPL C	Χ		
ANL C, bit	Χ		
ANL C, /bit	Χ		
ORL C, bit	Х		
ORL C, /bit	Х		
MOV C, bit	Χ		
CJNE	Χ		



ADD
Instruction And
PSW
(cont')

The flag bits affected by the ADD instruction are CY, P, AC, and OV

Example 2-2

Show the status of the CY, AC and P flag after the addition of 38H and 2FH in the following instructions.

ADD A, #2FH; after the addition A=67H, CY=0

Solution:

CY = 0 since there is no carry beyond the D7 bit

AC = 1 since there is a carry from the D3 to the D4 bi

P = 1 since the accumulator has an odd number of 1s (it has five 1s)



ADD Instruction And PSW (cont')

Example 2-3

Show the status of the CY, AC and P flag after the addition of 9CH and 64H in the following instructions.

ADD A, #64H; after the addition A=00H, CY=1

Solution:

$$+ 64 01100100$$

CY = 1 since there is a carry beyond the D7 bit

AC = 1 since there is a carry from the D3 to the D4 bi

P = 0 since the accumulator has an even number of 1s (it has zero 1s)



ADD
Instruction And
PSW
(cont')

Example 2-4

Show the status of the CY, AC and P flag after the addition of 88H and 93H in the following instructions.

ADD A, #93H ;after the addition A=1BH, CY=1

Solution:

11B 00011011

CY = 1 since there is a carry beyond the D7 bit

AC = 0 since there is no carry from the D3 to the D4 bi

P = 0 since the accumulator has an even number of 1s (it has four 1s)




RAM Memory Space Allocation

- There are 128 bytes of RAM in the 8051
 - Assigned addresses 00 to 7FH
- The 128 bytes are divided into three different groups as follows:
 - 1) A total of 32 bytes from locations 00 to 1F hex are set aside for register banks and the stack
 - 2) A total of 16 bytes from locations 20H to 2FH are set aside for bit-addressable read/write memory
 - 3) A total of 80 bytes from locations 30H to 7FH are used for read and write storage, called *scratch pad*



RAM Memory Space Allocation (cont')

RAM Allocation in 8051





Register Banks

- These 32 bytes are divided into 4 banks of registers in which each bank has 8 registers, R0-R7
 - RAM location from 0 to 7 are set aside for bank 0 of R0-R7 where R0 is RAM location 0, R1 is RAM location 1, R2 is RAM location 2, and so on, until memory location 7 which belongs to R7 of bank 0
 - ▶ It is much easier to refer to these RAM locations with names such as R0, R1, and so on, than by their memory locations
- Register bank 0 is the default when 8051 is powered up



Register Banks (cont')

Register banks and their RAM address

Bank 0	Bank 1	Bank 2	Bank 3
7 R7	F R7	17 R7	1 F R7
6 R6	E R6	16 R6	1E R6
5 R5	D R5	15 R5	1D R5
4 R4	C R4	14 R4	1C R4
3 R3	B R3	13 R3	1B R3
2 R2	A R2	12 R2	1A R2
1 R1	9 R1	11 R1	19 R1
0 R0	8 R0	10 R0	18 R0



Register Banks (cont')

- We can switch to other banks by use of the PSW register
 - ▶ Bits D4 and D3 of the PSW are used to select the desired register bank
 - Use the bit-addressable instructions SETB and CLR to access PSW.4 and PSW.3

PSW bank selection

	RS1(PSW.4)	RS0(PSW _. 3)
Bank 0	0	0
Bank 1	0	1
Bank 2	1	0
Bank 3	1	1



Register Banks (cont')

Example 2-5

```
MOV R0, #99H ;load R0 with 99H MOV R1, #85H ;load R1 with 85H
```

Example 2-6

```
MOV 00, #99H ; RAM location 00H has 99H MOV 01, #85H ; RAM location 01H has 85H
```

Example 2-7

```
SETB PSW.4 ;select bank 2
MOV R0, #99H ;RAM location 10H has 99H
MOV R1, #85H ;RAM location 11H has 85H
```



Stack

- The stack is a section of RAM used by the CPU to store information temporarily
 - This information could be data or an address
- The register used to access the stack is called the SP (stack pointer) register
 - The stack pointer in the 8051 is only 8 bit wide, which means that it can take value of 00 to FFH
 - When the 8051 is powered up, the SP register contains value 07
 - RAM location 08 is the first location begin used for the stack by the 8051



Stack (cont')

- The storing of a CPU register in the stack is called a PUSH
 - > SP is pointing to the last used location of the stack
 - As we push data onto the stack, the SP is incremented by one
 - This is different from many microprocessors
- Loading the contents of the stack back into a CPU register is called a POP
 - With every pop, the top byte of the stack is copied to the register specified by the instruction and the stack pointer is decremented once




Pushing onto Stack

Example 2-8

Show the stack and stack pointer from the following. Assume the default stack area.

MOV R6, #25H
MOV R1, #12H
MOV R4, #0F3H
PUSH 6
PUSH 1
PUSH 4

Solution:






Popping From Stack

Example 2-9

Examining the stack, show the contents of the register and SP after execution of the following instructions. All value are in hex.

POP 3 ; POP stack into R3
POP 5 ; POP stack into R5
POP 2 ; POP stack into R2

Solution:



Because locations 20-2FH of RAM are reserved for bit-addressable memory, so we can change the SP to other RAM location by using the instruction "MOV SP, #XX"



CALL Instruction And Stack

- □ The CPU also uses the stack to save the address of the instruction just below the CALL instruction
 - > This is how the CPU knows where to resume when it returns from the called subroutine



Incrementing Stack Pointer

The reason of incrementing SP after push is

- Make sure that the stack is growing toward RAM location 7FH, from lower to upper addresses
- Ensure that the stack will not reach the bottom of RAM and consequently run out of stack space
- If the stack pointer were decremented after push
 - We would be using RAM locations 7, 6, 5, etc. which belong to R7 to R0 of bank 0, the default register bank



Stack and Bank
1 Conflict

- When 8051 is powered up, register bank 1 and the stack are using the same memory space
 - We can reallocate another section of RAM to the stack



Stack And Bank 1 Conflict (cont')

Example 2-10

Examining the stack, show the contents of the register and SP after execution of the following instructions. All value are in hex.

```
MOV SP, #5FH ; make RAM location 60H ; first stack location

MOV R2, #25H

MOV R1, #12H

MOV R4, #0F3H

PUSH 2

PUSH 1

PUSH 4
```

Solution:



