
# Digital Fundamentals


**ELEVENTH EDITION** 




CHAPTER 5

Combinational Logic Analysis

# An example of AND-OR logic



(a) Logic diagram (ANSI standard distinctive shape symbols)




(b) ANSI standard rectangular outline symbol

### TABLE 5-1


Truth table for the AND-OR logic in Figure 5–1.


| Inputs           |                  |                  |   |    |    | Output |
|------------------|------------------|------------------|---|----|----|--------|
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{C}$ | D | AB | CD | X      |
| 0                | 0                | 0                | 0 | 0  | 0  | 0      |
| 0                | 0                | 0                | 1 | 0  | 0  | 0      |
| 0                | 0                | 1                | 0 | 0  | 0  | 0      |
| 0                | 0                | 1                | 1 | 0  | 1  | 1      |
| 0                | 1                | 0                | 0 | 0  | 0  | 0      |
| 0                | 1                | 0                | 1 | 0  | 0  | 0      |
| 0                | 1                | 1                | 0 | 0  | 0  | 0      |
| 0                | 1                | 1                | 1 | 0  | 1  | 1      |
| 1                | 0                | 0                | 0 | 0  | 0  | 0      |
| 1                | 0                | 0                | 1 | 0  | 0  | 0      |
| 1                | 0                | 1                | 0 | 0  | 0  | 0      |
| 1                | 0                | 1                | 1 | 0  | 1  | 1      |
| 1                | 1                | 0                | 0 | 1  | 0  | 1      |
| 1                | 1                | 0                | 1 | 1  | 0  | 1      |
| 1                | 1                | 1                | 0 | 1  | 0  | 1      |
| 1                | 1                | 1                | 1 | 1  | 1  | 1      |


In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltage when the level of chemical in the tank drops below a specified point. Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point.




### An AND-OR-Invert circuit produces a POS output









### Exclusive-OR logic diagram and symbols







(b) ANSI distinctive shape symbol

(c) ANSI rectangular outline symbol


## **TABLE 5–2**

Truth table for an exclusive-OR.

| $\boldsymbol{A}$ | В | X |
|------------------|---|---|
| O                | 0 | 0 |
| 0                | 1 | 1 |
| 1                | 0 | 1 |
| 1                | 1 | 0 |


### **Exclusive-NOR Logic**


Two equivalent ways of implementing the exclusive-NOR




AB


### Even-parity generator





**FIGURE 5-10** Logic circuits for  $X = AB(\overline{CD} + EF) = AB\overline{CD} + ABEF$ .







(b) Sum-of-products implementation of the circuit in part (a)

| TABLE 5–3 |   |   |        |                             |
|-----------|---|---|--------|-----------------------------|
| Inputs    |   |   | Output |                             |
| A         | В | C | X      | Product Term                |
| 0         | 0 | 0 | 0      |                             |
| 0         | 0 | 1 | 0      |                             |
| 0         | 1 | 0 | 0      |                             |
| 0         | 1 | 1 | 1      | $\overline{A}BC$            |
| 1         | 0 | 0 | 1      | $A\overline{B}\overline{C}$ |
| 1         | 0 | 1 | 0      |                             |
| 1         | 1 | 0 | 0      |                             |
| 1         | 1 | 1 | 0      |                             |

**FIGURE 5-11** Logic circuit for  $X = \overline{ABC} + A\overline{BC}$ .




| TABLE 5-4 |   |   |        |                                   |
|-----------|---|---|--------|-----------------------------------|
| Inputs    |   |   | Output |                                   |
| A         | В | C | X      | Product Term                      |
| 0         | 0 | 0 | 0      |                                   |
| 0         | 0 | 1 | 0      |                                   |
| 0         | 1 | 0 | 0      |                                   |
| 0         | 1 | 1 | 1      | $\overline{A}BC$                  |
| 1         | 0 | 0 | 0      |                                   |
| 1         | 0 | 1 | 1      | $A\overline{B}C$                  |
| 1         | 1 | 0 | 1      | $A\overline{B}C$ $AB\overline{C}$ |
| 1         | 1 | 1 | 0      |                                   |




Develop a logic circuit with four input variables that will only produce a 1 output when exactly three input variables are 1s.

| TABLE 5-5 |                           |                  |   |                   |
|-----------|---------------------------|------------------|---|-------------------|
| A         | $\boldsymbol{\mathit{B}}$ | $\boldsymbol{C}$ | D | Product Term      |
| 0         | 1                         | 1                | 1 | $\overline{A}BCD$ |
| 1         | 0                         | 1                | 1 | $A\overline{B}CD$ |
| 1         | 1                         | 0                | 1 | $AB\overline{C}D$ |
| 1         | 1                         | 1                | 0 | $ABC\overline{D}$ |



Reduce the combinational logic circuit in Figure 5–14 to a minimum form.



### Solution

The expression for the output of the circuit is

$$X = (\overline{\overline{A}}\overline{\overline{B}}\overline{\overline{C}})C + \overline{\overline{A}}\overline{\overline{B}}\overline{\overline{C}} + D$$

Applying DeMorgan's theorem and Boolean algebra,


$$X = (\overline{A} + \overline{B} + \overline{C})C + \overline{A} + \overline{B} + \overline{C} + D$$

$$= AC + BC + CC + A + B + C + D$$


$$= AC + BC + C + A + B + C + D$$

$$= C(A + B + 1) + A + B + D$$

$$X = A + B + C + D$$



Minimize the combinational logic circuit in Figure 5–16. Inverters for the complemented variables are not shown.




The output expression is

$$X = A\overline{B}\overline{C} + AB\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}\overline{D}$$

Expanding the first term to include the missing variables D and  $\overline{D}$ ,


$$X = A\overline{B}\,\overline{C}(D + \overline{D}) + AB\overline{C}\overline{D} + \overline{A}\overline{B}\,\overline{C}D + \overline{A}\overline{B}\,\overline{C}\overline{D}$$
$$= A\overline{B}\,\overline{C}D + A\overline{B}\,\overline{C}\overline{D} + AB\overline{C}\overline{D} + \overline{A}\overline{B}\,\overline{C}D + \overline{A}\overline{B}\,\overline{C}\overline{D}$$




### Universal application of NAND gates




(a) One NAND gate used as an inverter



(b) Two NAND gates used as an AND gate



(c) Three NAND gates used as an OR gate




(d) Four NAND gates used as a NOR gate


### Universal application of NOR gates




(a) One NOR gate used as an inverter



(b) Two NOR gates used as an OR gate



(c) Three NOR gates used as an AND gate



(d) Four NOR gates used as a NAND gate

$$\overline{AB} = \overline{A} + \overline{B}$$
NAND \_\_\_\_\_\_ negative-OR

### NAND logic for X = AB + CD


$$X = \overline{(\overline{A}\overline{B})(\overline{C}\overline{D})}$$

$$= \overline{(\overline{A} + \overline{B})(\overline{C} + \overline{D})}$$


$$= (\overline{\overline{A} + \overline{B}}) + (\overline{\overline{C} + \overline{D}})$$

$$= \overline{\overline{A}}\overline{\overline{B}} + \overline{\overline{C}}\overline{\overline{D}}$$


$$= AB + CD$$



Development of the AND-OR equivalent of the circuit in Figure 5-20.




(a) Original NAND logic diagram showing effective gate operation relative to the output expression




(b) Equivalent NAND/Negative-OR logic diagram

(c) AND-OR equivalent


# Illustration of the use of the appropriate dual symbols in a NAND logic diagram




(a) Several Boolean steps are required to arrive at final output expression.



(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.




Redraw the logic diagram and develop the output expression for the circuit in Figure 5–23 using the appropriate dual symbols.




Implement each expression with NAND logic using appropriate dual symbols:

(a) 
$$ABC + DE$$


**(b)** 
$$ABC + \overline{D} + \overline{E}$$







### **NOR Logic**


A NOR gate can function as either a NOR or a negative-AND, as shown by DeMorgan's theorem.




**FIGURE 5-26** NOR logic for X = (A + B)(C + D).








**FIGURE 5-28** Illustration of the use of the appropriate dual symbols in a NOR logic diagram.



(a) Final output expression is obtained after several Boolean steps.



(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.

