# Interrupts management and events

An interrupt is an asynchronous event that causes stopping the execution of the current code on a priority basis. Interrupts originate by the hardware, and can be controlled via a Nested Vectored Interrupt Controller.

#arm #stm32 #interrupt


Last update: May 4, 2021

# **Table of Content**

- 1. NVIC Controller
- 2. Processor Mode
- 3. Exception States
- 4. Interrupts Tail-Chaining
- 5. Interrupt Late Arrival
- 6. Pre-Emption
- 7. Reset Behavior
- 8. Exception Behavior
- 9. Exception Priorities
- 10. Enable Interrupts
  - 10.1. External Interrupts
  - 10.2. Peripheral Interrupt
- 11. Global Interrupt

#### 1. NVIC Controller

*Nested Vectored Interrupt Controller (NVIC)* is a method of prioritizing interrupts, improving the MCU's performance and reducing interrupt latency. NVIC also provides implementation schemes for handling interrupts that occur when other interrupts are being executed or when the CPU is in the process of restoring its previous state and resuming its suspended process.



NVIC module in STM32 MCUs

- Clock Security System (CSS) interrupt is connected to Non-Maskable Interrupt (NMI) lines
- Peripheral interrupts are connected to Interrupt Requests (IRQ) lines
- GPIO interrupts are connected to an External Interrupt/Event Controller (EXTI) before connecting to the IRQ lines

Whenever an interrupt happens, the processor stops the current code, and handle the interrupt by running an *Interrupt Service Routines (ISR)* which is located in a pre-defined table called *Vector Interrupt Table (VIC)*.

| Number | Exception Type | Priority     | Function                              |
|--------|----------------|--------------|---------------------------------------|
| 1      | Reset          | -3           | Reset                                 |
| 2      | NMI            | -2           | Non-Maskable Interrupt                |
| 3      | Hard Fault     | -1           | All faults that hang the processor    |
| 4      | Memory Fault   | Configurable | Memory issue                          |
| 5      | Bus Fault      | Configurable | Data bus issue                        |
| 6      | Usage Fault    | Configurable | Data bus issue                        |
| 7 ~ 10 | Reserved       | -            | Reserved                              |
| 11     | SVCall         | Configurable | System service call (SVC instruction) |

| Number   | Exception Type | Priority     | Function                                |
|----------|----------------|--------------|---|
| 12       | Debug          | Configurable | Debug monitor (via SWD)                 |
| 13       | Reserved       | -            | Reserved                                |
| 14       | PendSV         | Configurable | Pending request for System Service call |
| 15       | SysTick        | Configurable | System Timer                            |
| 16 ~ 240 | IRQ            | Configurable | Interrupt Request                       |


This table is declared in assembly code in the startup file of MCU, for example startup\_stm32f051r8tx.s:

```
g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
word 0
.word 0
.word 0
word 0
.word 0
.word 0
.word 0
.word SVC_Handler
.word 0
.word 0
.word PendSV_Handler
.word SysTick_Handler
                               /* Window WatchDog
.word WWDG_IRQHandler
.word PVD_IRQHandler
                               /* PVD through EXTI Line detect */
.word RTC_IRQHandler
                               /* RTC through the EXTI line */
.word TIM1_BRK_UP_TRG_COM_IRQHandler /* TIM1 Break/Update/Trigger/Commutation */
.word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
.word TIM2_IRQHandler
                               /* TIM2
                               /* TIM3
.word TIM3_IRQHandler
                                                            */
                                /* TIM6 and DAC
                                                             */
.word TIM6_DAC_IRQHandler
                               /* Reserved
                                                             */
                               /* TIM14
.word TIM14_IRQHandler
                               /* TIM15
.word TIM15_IRQHandler
                                                             */
                               /* TIM16
                                                             */
.word TIM16_IRQHandler
.word TIM17_IRQHandler
                                /* TIM17
```

```
.word I2C1_IRQHandler
                                      /* I2C1
                                     /* I2C2
                                                                      */
 .word I2C2_IRQHandler
 .word SPI1_IRQHandler
                                     /* SPI1
.word SPI2_IRQHandler
                                     /* SPI2
                                                                      */
                                     /* USART1
.word USART1_IRQHandler
.word USART2_IRQHandler
                                     /* USART2
                                     /* Reserved
.word 0
.word CEC_CAN_IRQHandler
                                     /* CEC and CAN
                                                                      */
                                     /* Reserved
 .word 0
```

By convention, the vector table starts at the hardware address  $0\times0000$  0000 in all Cortex-M based processors. If the vector table resides in the internal flash memory (this is what usually happens), and since the flash in all STM32 MCUs is mapped from  $0\times0800$  0000 address, it is placed starting from the  $0\times0800$  0000 address, which is aliased to  $0\times0000$  0000 when the CPU boots up.

Entry zero of this array is the address of the *Main Stack Pointer (MSP)* inside the SRAM. Usually, this address corresponds to the end of the SRAM <code>\_estack</code>.



Vector Interrupt Table in ARM cores

#### 2. Processor Mode

The processor mode can change when exceptions occur. And it can be in one of the following modes:

- Thread Mode: Which is entered on reset, and application run on this mode.
- Handler Mode: Which is entered on all other exceptions

The interrupt entry and exit are hardware implemented in order to reduce the latency and speed up the response. The hardware will do:

- Automatically saves and restores processor context
- Allows late determination of highest priority pending interrupt
- Allows another pending interrupt to be serviced without a full restore/save for processor context (this feature is called tail-chaining)

# 3. Exception States


Each exception can be in one of the following states:

- Inactive: Not pending nor active.
- **Pending**: Exception event has been fired but the handler is not executed yet.
- Active: The exception handler has started execution but it's not over yet Interrupt nesting allows an exception to interrupt the execution of another exception's handler. In this case, both exceptions are in the active state.
- **Active And Pending**: The exception is being serviced by the processor and there is a pending exception from the same source.

### 4. Interrupts Tail-Chaining

When an interrupt (exception) is fired, the main (foreground) code context is saved (pushed) to the stack and the processor branches to the corresponding interrupt vector to start executing the ISR handler. At the end of the ISR, the context saved in the stack is popped out so the processor can resume the main (foreground) code instructions. However, and if a new exception is already pended, the context push & pop are skipped. And the processor handler the second ISR without any additional overhead. This is called *Tail-Chaining*.


And it requires 6 cycles on Cortex-M3/M4 processors. Which is a huge speedup in the performance and enhanced the interrupt response time greatly (reduces the interrupt latency). Here is an example of what happens if the CPU receives a 2<sup>nd</sup> interrupt request (IRQ2) while it's servicing the 1<sup>st</sup> one (IRQ1).



Tail chaining when IRQ2 comes while IRQ1 is executing

# 5. Interrupt Late Arrival

The ARM core can detect a higher priority exception while in the *exception entry phase* (stacking caller registers & fetching the ISR routine vector to be executed) of another exception. A *late arriving* interrupt is detected during this period. The higher priority ISR can be fetched and executed but the context saving that has been already done can be skipped. This reduces the latency for the higher priority interrupt and, upon completion of the late-arriving exception handler, the processor can then tail-chain into the initial exception that was going to be serviced (the lower priority one).




Late arrival is detected when IRQ1 comes while IRQ2 is about to start

A pending higher-priority exception is handled before an already pending lower-priority exception even after the exception entry sequence has started. The lower-priority exception is handled after the higher-priority exception.

# 6. Pre-Emption

The pre-emption happens when a task is abandoned (gets interrupted) in order to handle an exception. The currently running instruction stream is said to be pre-empted. When multiple exceptions with the same priority levels are pending, the one with the lowest exception number gets serviced first. And once an exception is active and being serviced by the processor, only exceptions with a higher priority level can pre-empt it.

Consider the following example, where 3 exceptions/interrupts are fired with different priority levels. IRQ1 pre-empted IRQ2 and forced IRQ3 to pend until IRQ1 completion. After IRQ1 ISR completion, ISR2 continues where it left off when IRQ1 pre-empted it. And finally, after ISR2 completion, ISR3 starts executions. And the context is restored to the main program (foreground).



Pre-emption allow IRQ1 to be executed

#### 7. Reset Behavior

When a reset occurs (Reset input is asserted):

- 1. The MSP (main stack pointer) register loads the initial value from the address 0x00 which contains the end address of RAM \_estack
- 2. The reset handler address is loaded from address 0x04.
- 3. The reset handler gets executed in thread mode.
- 4. The reset handler branches to the main program.

# 8. Exception Behavior

When an exception occurs, the current instruction stream is stopped and the processor accesses the exceptions vector table:

- 1. The vector address of that exception is loaded from the vector table.
- 2. The exception handler starts to be executed in handler mode.
- 3. The exception handler returns back to main (assuming no further nesting).

#### Here is more details:

- 1. Interrupt Stacking (Context Saving)
  - 1. The processor will finish the current instruction as long as it's not a multi-cycle instruction
  - 2. The processor state (context) is automatically saved to the stack. Eight registers are pushed (PC, R0-R3, R12, LR, xPSR).
  - 3. During or after context saving, the address of the corresponding ISR is loaded from the exception/interrupt vector table
  - 4. The link register is modified for return after interrupt
  - 5. The first instruction of the ISR starts to be executed by the CPU. For Cortex-M3/M4, the whole latency this process takes is 12 cycles. However, IRQ latency is improved if latearrival or tail-chaining has occurred.
- 2. Interrupt Service Routine (ISR) Handling
  - 1. ISR should clear the interrupt source flag if required
  - 2. Interrupt nesting won't affect the way the ISR is written however, attention should be paid to the main stack overflow that may occur.
  - Given that certain exceptions/interrupts are to be serviced hundreds or thousands of times per second. So it must run so quickly and no delays are permitted within ISR handlers
- 3. Return From ISR (Context Restoration)
  - 1. Detect tail-chaining interrupt, if have, call to the ISR without restoring the context to speed up
  - 2. The *EXC\_RETURN* instruction is fetched and gets executed to restore the PC and pop the CPU registers.
  - 3. The return from interrupt (context restoration) on ARM Cortex-M3/M4 requires 10 clock cycles

# 9. Exception Priorities

Lower priority level has higher priority of execution.

If two or more exceptions/interrupts are of the same priority level value, the priority order is therefore determined based on the exception number itself Lower exception number has a higher priority.

# 10. Enable Interrupts


When an STM32 MCU boots up, only *Reset*, *NMI* and *Hard Fault* exceptions are enabled by default. The rest of exceptions and peripheral interrupts are disabled, and they have to be enabled on request.

```
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
```

enable or disable an interrupt request number. If using a peripheral in interrupt mode, it has to enable the corresponding interrupt at NVIC

#### 10.1. External Interrupts

External Interrupts are grouped by lines which connect to GPIO. As processor may have many GPIO, an EXTI line is shared by multiple pins. In one line (group), only one pin can be set to generate interrupt



External Interrupt lines

#### 10.2. Peripheral Interrupt

When enable any user ISR, declare the ISR in the file xxx\_it.c. In this file, declare a function with the name which is used in the startup file of MCU.

For example:

- 1. Enable interrupt on PA0 by setting EXTIO
- 2. Startup file has function pointer EXTIO\_1\_IRQHandler for handle EXTI Line 0 and 1
- 3. Add EXTIO\_1\_IRQHandler function in stm32f0xx\_it.c
- 4. Inside the handle:
  - 1. Check the interrupt source
  - 2. Clear interrupt flag
  - 3. Call a callback if needed

# 11. Global Interrupt

The CMSIS-Core package provides several macros that can be used to perform these operation: \_\_disable\_irq() and \_\_enable\_irq() automatically set and clear the *PRIMASK*. Any critical task can be placed between these two macros, as shown below:

```
__disable_irq();

/* All exceptions with configurable priority are temporarily disabled. place
critical code here */
...
__enable_irq();
```

However, take in mind that, as general rule, interrupt must be masked only for really short time, otherwise it could lose important interrupts. Remember that interrupts are not queued.