Interrupt management in STM32

All microcontrollers provide a feature called interrupts. An interrupt is an asynchronous event that causes stopping the execution of the current code on a priority basis. Interrupts originate by the hardware and the software itself, and can be controlled via a Nested Vectored Interrupt Controller.

#arm #stm32 #interrupt


Last update: 2021-06-07 13:23:39

Table of Content

- 1. NVIC Controller
- 2. Processor Mode
- 3. Preemption
- 4. Interrupts Tail-Chaining
- 5. Interrupt Late Arrival
- 6. Interrupt Lifecycle
- 7. Reset Behavior
- 8. Exception Behavior
- 9. The Peripheral Pending bit
- 10. Configure Interrupts
- 11. CubeMX Usage
- 12. STM32Cube HAL Usage


1. NVIC Controller

Nested Vectored Interrupt Controller (NVIC) is a method of prioritizing interrupts, improving the MCU's performance and reducing interrupt latency. NVIC also provides implementation schemes for handling interrupts that occur when other interrupts are being executed or when the CPU is in the process of restoring its previous state and resuming its suspended process.



NVIC module in STM32 MCUs

- Clock Security System (CSS) interrupt is connected to Non-Maskable Interrupt (NMI) lines
- Peripheral interrupts are connected to *Interrupt Requests (IRQ)* lines
- GPIO interrupts are connected to an External Interrupt/Event Controller (EXTI) before connecting to the IRQ lines



External Interrupt lines

External Interrupts are grouped by lines which connect to GPIO. As processor may have many GPIOs, an EXTI line is shared by multiple pins. In one line (group), only one pin can be set to generate interrupt, and software must be able to discriminate which lines generated the interrupt. The external interrupt can be fired on *rising edge*, or *falling edge*, or *both*.

Whenever an interrupt happens, the processor stops the current code, and handle the interrupt by running an *Interrupt Service Routines (ISR)* which is located in a pre-defined table called *Vector Interrupt Table (VIC)*.

Number	Exception Type	Priority	Function
1	Reset	-3	Reset
2	NMI	-2	Non-Maskable Interrupt
3	Hard Fault	-1	All faults that hang the processor
4	Memory Fault	Configurable	Memory issue
5	Bus Fault	Configurable	Data bus issue
6	Usage Fault	Configurable	Data bus issue
7 ~ 10	Reserved	-	Reserved
11	SVCall	Configurable	System service call (SVC instruction)
12	Debug	Configurable	Debug monitor (via SWD)
13	Reserved	-	Reserved
14	PendSV	Configurable	Pending request for System Service call
15	SysTick	Configurable	System Timer
16 ~ 240	IRQ	Configurable	Interrupt Request

This table is declared in assembly code in the startup file of MCU startup_*.s.

startup_stm32f051r8tx.s

```
g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
.word 0
```


```
.word 0
.word PendSV_Handler
.word SysTick_Handler
.word TIM1_BRK_UP_TRG_COM_IRQHandler /* TIM1 Break/Update/Trigger/Commutation */
.word TIM1_CC_IRQHandler $/\ast$ TIM1 Capture Compare $\ast/$
                                   /* TIM2
                                                                     */
.word TIM2_IRQHandler
                                   /* TIM3
                                                                     */
.word TIM3_IRQHandler
.word TIM3_IRQHandler /* TIM6 and DAC word 0 /* Reserved
                                /* Reserve
/* TIM14
/* TIM15
/* TIM16
/* TIM17
/* I2C1
/* I2C2
/* SPI1
.word TIM14_IRQHandler
.word TIM15_IRQHandler
.word TIM16_IRQHandler
.word TIM17_IRQHandler
                                                                     */
.word I2C1_IRQHandler
.word I2C2_IRQHandler
.word SPI1_IRQHandler
                                   /* SPI2
                                /* USART1
/* USART2
                                                                     */
.word SPI2_IRQHandler
.word USART1_IRQHandler
                                                                     */
.word USART2_IRQHandler
                                   /* Reserved
.word 0
                                                                     */
                                   /* CEC and CAN
                                                                     */
.word CEC_CAN_IRQHandler
                                    /* Reserved
.word 0
```

By convention, the vector table starts at the hardware address 0×00000000 in all Cortex-M based processors. If the vector table resides in the internal flash memory (this is what usually happens), and since the flash in all STM32 MCUs is mapped from 0×08000000 address, it is placed starting from the 0×08000000 address, which is aliased to 0×000000000 when the CPU boots up.

Read about the **Boot mode** in the Reference Manual

Entry zero of this array is the address of the *Main Stack Pointer (MSP)* inside the SRAM. Usually, this address corresponds to the end of the SRAM <code>_estack</code>.

. . . .



Vector Interrupt Table in ARM cores

2. Processor Mode

The processor mode can change when exceptions occur. And it can be in one of the following modes:

- Thread Mode: Which is entered on reset, and application run on this mode.
- Handler Mode: Which is entered on all other exceptions

The interrupt entry and exit are hardware implemented in order to reduce the latency and speed up the response. The hardware will do:


- Automatically saves and restores processor context (registers, flags)
- Allows late determination of highest priority pending interrupt
- Allows another pending interrupt to be serviced without a full restore/save for processor context (this feature is called tail-chaining)

3. Preemption

The Preemption happens when a task is abandoned (gets interrupted) in order to handle an exception. The currently running instruction stream is said to be Preempted. When multiple exceptions with the same priority levels are pending, the one with the lowest exception number gets serviced first. And once an exception is active and being serviced by the processor, only exceptions with a higher priority level can Preempt it.

Lower priority level has higher priority of execution.

Consider the following example, where 3 exceptions/interrupts are fired with different priority levels. IRQ1 Preempted IRQ2 and forced IRQ3 to pend until IRQ1 completion. After IRQ1 ISR completion, ISR2 continues where it left off when IRQ1 Preempted it. And finally, after ISR2 completion, ISR3 starts executions. And the context is restored to the main program (foreground).




Preemption allow IRQ1 to be executed

4. Interrupts Tail-Chaining

When an interrupt (exception) is fired, the main (foreground) code context is saved (pushed) to the stack and the processor branches to the corresponding interrupt vector to start executing the ISR handler. At the end of the ISR, the context saved in the stack is popped out so the processor can resume the main (foreground) code instructions. However, and if a new exception is already pended, the context push & pop are skipped. And the processor handler the second ISR without any additional overhead. This is called *Tail-Chaining*.


And it requires 6 cycles on Cortex-M3/M4 processors. Which is a huge speedup in the performance and enhanced the interrupt response time greatly (reduces the interrupt latency). Here is an example of what happens if the CPU receives a 2nd interrupt request (IRQ2) while it's servicing the 1st one (IRQ1).



Tail chaining when IRQ2 comes while IRQ1 is executing

5. Interrupt Late Arrival

The ARM core can detect a higher priority exception while in the *exception entry phase* (stacking caller registers & fetching the ISR routine vector to be executed) of another exception. A *late arriving* interrupt is detected during this period. The higher priority ISR can be fetched and executed but the context saving that has been already done can be skipped. This reduces the latency for the higher priority interrupt and, upon completion of the late-arriving exception handler, the processor can then tail-chain into the initial exception that was going to be serviced (the lower priority one).



Late arrival is detected when IRQ1 comes while IRQ2 is about to start


A pending higher-priority exception is handled before an already pending lower-priority exception even after the exception entry sequence has started. The lower-priority exception is handled after the higher-priority exception.

6. Interrupt Lifecycle


An interrupt can:

- either be *disabled* (default behavior) or *enabled*;
- either be *pending* (a request is waiting to be served) or *not pending*;
- either be in an active (being served) or inactive state.


When an interrupt fires, it is marked as pending until the processor can serve it. If no other interrupts are currently being processed, its pending state is automatically cleared by the processor, then it starts get served.



The lower priority ISR has to wait in *pending* state until no higher priority ISR is being processed. It can be put into *inactive* state when it is Preemptied by a higher priority ISR.



An interrupt can be forced to fire again during its execution, simply setting its pending bit again. In the same way, the execution of an interrupt can be canceled clearing its pending bit while it is in pending state



ISR B canceled

7. Reset Behavior

When a reset occurs (Reset input is asserted):

- 1. The MSP (main stack pointer) register loads the initial value from the address 0x00000000 which contains the end address of RAM _estack
- 2. The reset handler address is loaded from address 0x00000004.
- 3. The reset handler gets executed in thread mode.
- 4. The reset handler branches to the main program.

8. Exception Behavior

When an exception occurs, the current instruction stream is stopped and the processor accesses the exceptions vector table:

- 1. The vector address of that exception is loaded from the vector table.
- 2. The exception handler starts to be executed in handler mode.
- 3. The exception handler returns back to main (assuming no further nesting).

Here is more details:

1. Interrupt Stacking (Context Saving)

- 1. The processor will finish the current instruction as long as it's not a multi-cycle instruction
- 2. The processor state (context) is automatically saved to the stack. Eight registers are pushed (PC, R0-R3, R12, LR, xPSR).
- 3. During or after context saving, the address of the corresponding ISR is loaded from the exception/interrupt vector table
- 4. The link register is modified for return after interrupt
- 5. The first instruction of the ISR starts to be executed by the CPU. For Cortex-M3/M4, the whole latency this process takes is 12 cycles. However, IRQ latency is improved if late-arrival or tail-chaining has occurred.

2. Interrupt Service Routine (ISR) Handling

- 1. ISR should clear the interrupt source flag if required
- 2. Interrupt nesting won't affect the way the ISR is written however, attention should be paid to the main stack overflow that may occur.
- 3. Given that certain exceptions/interrupts are to be serviced hundreds or thousands of times per second. So it must run so quickly and no delays are permitted within ISR handlers

3. Return From ISR (Context Restoration)


- 1. Detect tail-chaining interrupt, if have, call to the ISR without restoring the context to speed up
- 2. The EXC_RETURN instruction is fetched and gets executed to restore the PC and pop the CPU registers.
- 3. The return from interrupt (context restoration) on ARM Cortex-M3/M4 requires 10 clock cycles

9. The Peripheral Pending bit

When an interrupt takes place, the most of STM32 peripherals assert a specific signal connected to the NVIC, which is mapped in the peripheral memory through a dedicated bit. This Peripheral Pending bit will be held high until it is manually cleared by the application code.

The ISR Pending bit is different to the Peripheral Pending bit. When the processor starts servicing the ISR, the ISR pending bit is cleared automatically, but the peripheral IRQ pending bit will be held high until it is cleared by the application code.

- If the Peripheral Pending bit is not clear, the interrupt will be fired again and the ISR will run again
- It is able to manually set the Peripheral Pending bit to force the ISR run



External Peripheral Pending set

Manually Peripheral Pending set

10. Configure Interrupts

After a reset:

When an STM32 MCU boots up, only *Reset*, *NMI* and *Hard Fault* exceptions are enabled by default. The rest of exceptions and peripheral interrupts are disabled, and they have to be enabled on request.

When configuring a peripheral to work in Interrupt mode, the user application has to:


- 1. Enable interrupt on the interrupt line, e.g. pin PAO on the EXTIO line
- 2. Implement the interrupt handler which is declared in the startup file, e.g. EXTIO_1_IRQHandler for handle EXTI Line 0 and 1
- 3. Inside the handle:
 - a. Check the interrupt source
 - b. Clear interrupt flag
 - c. Call a callback if needed

11. CubeMX Usage

NVIC can be configured using CubeMX, in the Pinout & Configuration tab. This screen list all interrupts in the system and provides options to setup interrupts:

- Enable or Disable an interrupt: as mentioned above, some interrupts are always enabled, such as NMI, Hard fault, SVC. Note that CubeMX forces to enable SysTick because HAL needs it to handle delay functions
- Set Preemption Priority for each interrupt
- Generate IRQ handlers (in *_it.c) and call to HAL callbacks those will clear the pending bit, do something, and finally will call to a weak callback which can be overridden by users.

Interrupt can be configured in each peripheral setting screen. For example, if user enables an external interrupt on a pin, NVIC tab will be available to quickly enable or disable the peripheral interrupt.



NVIC configuration in CubeMX

12. STM32Cube HAL Usage

To enable an IRQ, the CubeHAL provides the following function:

```
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
```

where the <code>IRQn_Type</code> is an enumeration of all exceptions and interrupts defined for that specific MCU. The <code>IRQn_Type</code> enum is part of the ST Device HAL, and it is defined inside a header file specific for the given STM32 MCU named <code>stm32fxxxx.h</code>. For example, for an STM32F030R8 MCU the right filename is <code>stm32f030x8.h</code> (the pattern name of these files is the same of start-up files).

The corresponding function to disable an IRQ is the:

```
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
```

Note that the above function enable the interrupt line at the NVIC level. A single peripheral must be properly configured to work in interrupt mode to cause it assert the corresponding peripheral interrupt level.

Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function if using Group Priority, then use HAL_NVIC_SetPriority() to set the priority of the selected IRQ.

When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. The pending IRQ priority will be managed only by the sub priority.

Since the presence of the IRQ pending bit is peripheral dependent, it is a good design practice to clear peripherals IRQ pending status bit as their ISR start to be serviced. The processor core does not keep track of multiple interrupts (it does not queue interrupts), so if clearing the peripheral pending bit at the end of an ISR may lose important IRQs that fire in the middle.

To see if an interrupt is pending (that is, fired but not running):

```
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
```

To programmatically set the pending bit of an IRQ which causes the interrupt to fire, as it would be generated by the hardware:

```
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
```

Instead, to programmatically clear the pending bit of an IRQ

```
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
```

To check if an ISR is active (IRQ being serviced):

```
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
```