


## DLD Unit-4

SR latch by NOR



T.T of NOR gate		
A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

Case(i)

$$S=0, R=1$$

$$Q=0$$

$$\bar{Q}=1$$

$$\boxed{S=0, R=0, Q=0, \bar{Q}=1} \text{ memory}$$

Case(ii)

$$S=1, R=0, Q=1, \bar{Q}=0$$

$$\boxed{S=0, R=0, Q=1, \bar{Q}=0} \text{ memory}$$

Case(iii)


$$S=1, R=1, Q=0 \& \bar{Q}=0$$

$$Q = \bar{Q} X$$

$$S=0, R=0, Q=0, \bar{Q}=1$$

S	R	Q	$\bar{Q}$
0	0	memory	
0	1	0	1
1	0	1	0
1	1	Not use	


Latch NAND



S	R	Q	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	0	1


Memory

SR Flip Flop



SR Flip Flop

NAND latch




S	R	Q	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	0	1

Memory

$$S^* = \overline{S \cdot \overline{R}} = \overline{S} + \overline{R}$$

$$R^* = \overline{R \cdot \overline{S}} = \overline{R} + \overline{S}$$

## Syntax



$$Clk = 1$$

$$S^* = S$$

$$R^* = R$$

$$Clk = 0$$

$$Q^* = \overline{Clk + S}$$

$$1 + S = 1$$

$$Q^* = 1$$

Clk	S	R	Q	Q-bar	Memory
0	x	x			Memory
1	0	0			Memory
1	0	1	0	1	
1	1	0	1	0	
1	1	1			Not used

## Truth Table

Clk	S	R	Q <sub>n+1</sub>	N.S	H.W	W.P
0	x	x		Q <sub>n</sub> → R,S	0	0
1	0	0	Q <sub>n</sub>		0	1
1	0	1	0	X	1	1
1	1	0	1			
1	1	1		Invalid		

## Characteristic Table

assume  $C_{H-1}$

$n-S = P-S$  for  
memory

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0 ( $= Q_n$ ) memory
0	0	1	1
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X



## Excitation Table

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

## D-Flip flop

Truth table SR flip flop

CLK	S	R	Q <sub>n+1</sub>
0	x	x	unchanged
1	0	0	memory
1	0	1	0
1	1	0	1
1	1	1	inverted



Truth table D flip flop

clk	D	Q <sub>n+1</sub>
0	x	Q <sub>n</sub>
1	0	0
1	1	1


## Character vector Table

$Q_n$	$D$	$Q_{n+1}$	$Q_{n+2}$	$Q_{n+3}$	$Q_{n+4}$
0	0	0	0	0	0
0	1	1	1	1	1
1	0	0	0	0	0
1	1	1	1	1	1

$$Q_{n+1} = D$$

## Excitation Table


$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



100 0 100 0

100	0	100	0
0	0	0	0
0	0	0	0
1	1	1	1

# JK Flip Flop



Clk	J	K	Q <sub>out</sub>
0	x	x	Q <sub>n</sub>
1	0	0	Q <sub>n</sub>
1	0	1	0
1	1	0	1
1	1	1	Q <sub>n</sub> (Toggle Acc)


~~Ch Table~~

Q <sub>n</sub>	J	K	Q <sub>out</sub>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

## Excitation table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## T flip flop



T, J

$J \cdot K$	T	$Q_{n+1}$
0	X	$Q_n$ main
1	0	$Q_n$ main
1	1	$\bar{Q}_n$



Ch. 7.11

excitation table

$Q_n$	$T$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	$Q_{n+1}$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

FF as divide by 2(11) - Counter



counter D of FF

$$\begin{array}{c} P \\ 2 \\ 2^2 = 4 \end{array}$$

$$P = 2$$

clk	$Q_3$	$Q_4$
0	0	0
1	0	1
2	1	0
3	1	1

Counters

Asynchronous/Ripple counter

Synchronous Counter

- F.F are connected in such a way that the Q<sub>o</sub> of first flop drives the clock of next flip flop.
- Flip flops are not clocked simultaneously.
- Circuit is simple for more number of states.
- Speed is slow as clock is propagated through number of stages.
- 1. There is no connection b/w of first flip flop and clock of next flip flop.
- 2. Flip flops are clocked simultaneously.
- 3. Circuit becomes complex as number of states increasing.
- 4. Speed is high as clock is given at same time.

## Counters (As/8)

1. Upcounter

0 - 1 - 2 - 3 - - -



2. Down counter

7 - 6 - 5 - - 0

3. Up/Down counter

Construction of both

### 3 Bit Asynchronous Up counter



clock	$Q_c$	$Q_B$	$Q_A$	Octal eq
Initially	0	0	0	0
1 <sup>st</sup> ( $\downarrow$ )	0	0	1	1
2 <sup>nd</sup> ( $\downarrow$ )	0	1	0	2
3 <sup>rd</sup> ( $\downarrow$ )	0	1	1	3
4 <sup>th</sup> ( $\downarrow$ )	1	0	0	4
5 <sup>th</sup> ( $\downarrow$ )	1	0	1	5
6 <sup>th</sup> ( $\downarrow$ )	1	1	0	6
7 <sup>th</sup> ( $\downarrow$ )	1	1	1	7
8 <sup>th</sup> ( $\downarrow$ )	0	0	0	0

3 stages


$$2^n = 2^3 = 8$$


Maximum count - 8

$$2^n - 1 = 8 - 1 \\ = 7$$

No. of flip flops

## Down Counter





Up Down Counter