

Important Questions for MID II

1. Explain the structure of FPGA with neat diagram
2. Write the comparison between CPLD and FPGA.
3. Draw and explain the 3-input LUT. Program the LUT to implement the logic function $F=X_1X'X_2X_3$ where X_1 is the MSB.
4. Realize the given logic function using PAL & PLA
 $f_1 = x_1'x_2'x_3' + x_1'x_2x_3 \quad \& \quad f_2 = x_1'x_2' + x_1x_2x_3$
5. Convert the T FF to JK FF. JK FF into D FF.
6. List out the classification of shift registers.
7. Design a synchronous MOD-11 up counter using D-flip-flop and explain its operation with a timing diagram.
8. Explain in detail the design and operation of a universal shift register.
9. Compare between the Mealy and Moore models with suitable diagrams.
10. What are the limitations of FSM?
11. Elaborate the steps involved in the design of synchronous sequential circuits.
12. Design an FSM circuit detecting the sequence 0101 using T flip-flop with overlap.