


# DLD Unit-4

SR latch by NOR



T.T of NOR gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Case (i)

$$S=0, R=1$$

$$Q=0$$

$$\bar{Q}=1$$

$$S=0, R=0, Q=0, \bar{Q}=1 \text{ memory}$$

Case (ii)

$$S=1, R=0, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=1, \bar{Q}=0 \text{ memory}$$

Case (iii)


$$S=1, R=1, Q=0, \bar{Q}=0$$

$$Q = \bar{Q} \text{ X}$$

$$S=0, R=0, Q=0, \bar{Q}=1$$


S	R	Q	$\bar{Q}$
0	0	memory	
0	1	0	1
1	0	1	0
1	1	Not use	

# Latch NAND




S	R	Q	Q̄
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

## S R Flip Flop



## SR Flip Flop

## NAND Latch




S	R	Q	Q̄
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

$$S^* = \overline{S \cdot \text{CLK}} = \overline{S} + \overline{\text{CLK}}$$

$$R^* = \overline{R \cdot \text{CLK}} = \overline{R} + \overline{\text{CLK}}$$



# Symbol



$$CLK = 1$$

$$S^R = S^R$$

$$R^R = R^R$$

$$CLK + S$$

$$1 + \bar{S} = 1$$

$$R^R = 1$$

$$CLK = 0$$

CLK	S	R	Q	Q̄
0	x	x	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	

## Truth table

clk	S	R	$Q_{n+1}$
0	x	x	$Q_n \rightarrow R.S$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid

# Characteristic Table

assume  $CH=1$

$h.s = p.s$  for memory

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

0

0

1

1

## Excitation Table



$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



## D - Flip Flop

Truth table SR Flip Flop

clk	S	R	$Q_{n+1}$
0	x	x	memory
1	0	0	memory
1	0	1	0
1	1	0	1
1	1	1	invalid



Truth table D Flip Flop

clk	D	$Q_{n+1}$
0	x	$Q_n$
1	0	0
1	1	1


# Characteristic Table

$Q_n$	$D$	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

$$Q_{n+1} = D$$

## Excitation Table


$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



# JK Flip Flop



T.T

clk	J	K	Q <sub>next</sub>
0	x	x	Q <sub>n</sub>
1	0	0	Q <sub>n</sub>
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q_n}$ (Toggle state)


## Ch Table

Q <sub>n</sub>	J	K	Q <sub>next</sub>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

# Excitation table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## T flip flop



T.T

$\Delta K$	T	$Q_{n+1}$
0	X	$Q_n$ remain
1	0	$Q_n$ remain
1	1	$\overline{Q_n}$





ch. 7.4.4

exclusive OR

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

FF as divide by 2k1:- Counters



counter D of FF

$$n = 2$$

$$2^n = 4$$

clk	$Q_B$	$Q_A$
0	0	0
1	0	1
2	1	0
3	1	1

## Counters

Asynchronous/Ripple counter

Synchronous Counter

1. F.F are connected in such a way that the  $Q$  of first flip drives the clock of next flip flop

2. Flip flop are not clocked simultaneously

3. Circuit is simple for more number of states

4. Speed is slow as clock is propagated through number of stages

1. There is no connection between clock of first flip flop and clock of next flip flop

2. Flip flop are clocked simultaneously

3. Circuit becomes complicated as number of states increases

4. Speed is high as clock is given at same time



## Counters (As/s)

1. Upcounter

0-1-2-3---



2. Down counter

7-6-5---0

3. Up/down counter

Combination of both

### 3 Bit Asynchronous up counter



clock	$Q_C$	$Q_B$	$Q_A$	Decimal eq
Initially	0	0	0	0
1 <sup>st</sup> ( $\downarrow$ )	0	0	1	1
2 <sup>nd</sup> ( $\downarrow$ )	0	1	0	2
3 <sup>rd</sup> ( $\downarrow$ )	0	1	1	3
4 <sup>th</sup> ( $\downarrow$ )	1	0	0	4
5 <sup>th</sup> ( $\downarrow$ )	1	0	1	5
6 <sup>th</sup> ( $\downarrow$ )	1	1	0	6
7 <sup>th</sup> ( $\downarrow$ )	1	1	1	7
8 <sup>th</sup> ( $\downarrow$ )	0	0	0	0

8 states

$$2^n = 2^3 = 8$$



Maximum count = 7


$$2^n - 1 = 8 - 1 = 7$$

no. of FF used



# Down counter





UP DOWN counter