

```

1  ;***** main.s *****
2  ; Program initially written by: Yerraballi and Valvano
3  ; Author: Vikram Pandian
4  ; Date Created: 1/15/2018
5  ; Last Modified: 1/18/2019
6  ; Brief description of the program: Spring 2019 Lab1
7  ; The objective of this system is to implement odd-bit counting system
8  ; Hardware connections:
9  ; Output is positive logic, 1 turns on the LED, 0 turns off the LED
10 ; Inputs are negative logic, meaning switch not pressed is 1, pressed is 0
11 ; PE0 is an input
12 ; PE1 is an input
13 ; PE2 is an input
14 ; PE3 is the output
15 ; Overall goal:
16 ; Make the output 1 if there is an odd number of 1's at the inputs,
17 ; otherwise make the output 0
18 ; The specific operation of this system
19 ; Initialize Port E to make PE0,PE1,PE2 inputs and PE3 an output
20 ; Over and over, read the inputs, calculate the result and set the output
21
22 ; NOTE: Do not use any conditional branches in your solution.
23 ; We want you to think of the solution in terms of logical and shift operations
24
25 GPIO_PORTE_DATA_R EQU 0x400243FC
26 GPIO_PORTE_DIR_R EQU 0x40024400
27 GPIO_PORTE_DEN_R EQU 0x4002451C
28 SYSCCTL_RCGCGPIO_R EQU 0x400FE608
29
30 THUMB
31 AREA DATA, ALIGN=2
32 ;global variables go here
33 ALIGN
34 AREA |.text|, CODE, READONLY, ALIGN=2
35 EXPORT Start
36
37 Start
38 ; code to execute once at start goes here
39 LDR R1, =SYSCCTL_RCGCGPIO_R ;activates clock for port E
40 LDR R0, [R1]
41 ORR R0, R0, #0x10 ; set bit 5 to turn on clock
42 STR R0, [R1]
43 NOP
44 LDR R1, =GPIO_PORTE_DIR_R ;set DIR register
45 LDR R0, [R1] ;need to set a 1 for output and 0 for input
46 AND R0, R0, #0xF8
47 ORR R0, R0, #0x8 ;this should make PE0-2 inputs and PE3 an output
48 STR R0, [R1]
49
50 LDR R1, =GPIO_PORTE_DEN_R ;sets the enable register
51 LDR R0, [R1] ;loads to register R0
52 ORR R0, R0, #0x0F ; sets to 1 which means enable
53 STR R0, [R1]
54
55
56 loop
57 ; code that runs over and over goes here
58
59 LDR R2, =GPIO_PORTE_DATA_R ;R2 now has data register address
60 LDR R3, [R2] ;R3 now has the contents of the data register
61 ;Use masks/shifts to find the individual bits of PE2-0
62 ;Then XOR them to find the output PE3 bit value
63
64 ;Initialize the masks
65 AND R6, R6, #0
66 ADD R6, R6, #1 ;mask for PE0
67
68 AND R7, R7, #0
69 ADD R7, R7, #0x02 ;mask for PE1
70
71 AND R8, R8, #0
72 ADD R8, R8, #0x04 ;mask for PE2

```

```
73
74     ;Now use the masks
75     AND R6, R3, R6 ;has PE0 val
76     AND R7, R3, R7 ;has PE1 val
77     AND R8, R3, R8 ;has PE2 val
78
79     ;need to shift the PE1 and PE2 bits to LSB
80     LSR R7, R7, #1
81     LSR R8, R8, #2
82
83     EOR R6, R6, R7
84     EOR R6, R6, R8 ;R6 should now have the value PE0 xor PE1 xor PE2 at its LSB
85
86     LSL R6, R6, #3 ;shifts bit to the 4th bit from the right (PE3)
87
88     STR R6, [R2] ;stores to Data register
89
90
91     B     loop
92
93     ALIGN      ; make sure the end of this section is aligned
94     END        ; end of file
95
```