

Flow Status Successful - Fri May 04 20:32:13 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name LAB1
Top-level Entity Name LAB1

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 1 / 32,070 (< 1 %)

Total registers 0

Total pins 20 / 457 (4 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0



<<Filter>>

Flow Status Successful - Fri May 04 21:43:08 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab1Part2 Top-level Entity Name LAB1PART2 Family Cyclone V

5CSEMA5F31C6 Device

Timing Models

Logic utilization (in ALMs) 3 / 32,070 (< 1 %)

Total registers

Total pins 14 / 457 (3%)

Total virtual pins

Total block memory bits 0 / 4,065,280 (0%)

Total DSP Blocks 0/87(0%)

Total HSSI RX PCSs Total HSSI PMA RX Deserializers 0 Total HSSI TX PCSs Total HSSI PMA TX Serializers

Total PLLs 0/6(0%) Total DLLs 0/4(0%)



Flow Status Successful - Fri May 04 21:54:10 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab1Part3

Top-level Entity Name LAB1PART3

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 2 / 32,070 (< 1 %)

Total registers 0

Total pins 12 / 457 (3 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Total PLLs 0 / 6 (0 %)

Total DLLs 0 / 4 (0 %)



Flow Status Successful - Fri May 04 21:57:04 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name LAB1PART4

Top-level Entity Name LAB1PART4

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 1 / 32,070 (< 1 %)

Total registers 0

Total pins 9 / 457 (2 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Flow Status Successful - Fri May 04 22:01:23 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab1Part5
Top-level Entity Name LAB1part5
Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 6 / 32,070 (< 1 %)

Total registers 0

Total pins 41 / 457 (9 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Flow Status Successful - Fri May 04 22:06:24 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab1Part6

Top-level Entity Name LAB1part6

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 16 / 32,070 (< 1 %)

Total registers 0

Total pins 62 / 457 (14 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Flow Status Successful - Fri May 04 22:42:45 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab2Part1

Top-level Entity Name LAB2PART1
Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 10 / 32,070 (< 1 %)

Total registers 15

Total pins 11 / 457 (2 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

< <filter>></filter>					
	Fmax	Restricted Fmax	Clock Name	Note	
	374 67 MHz	374.67 MHz	CLOCK		

Flow Status Successful - Fri May 04 22:45:03 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name main

Top-level Entity Name Main

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 44 / 32,070 (< 1 %)

Total registers 28

Total pins 28 / 457 (6 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Slow 1100mV 85C Model Fmax Summary						
	< <filter>></filter>					
	Fmax	Restricted Fmax	Clock Name	Note		
1	315.96 MHz	315.96 MHz	clk			

Flow Status Successful - Mon Apr 16 21:16:48 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name main Top-level Entity Name Main

Family Cyclone V

5CSEMA5F31C6 Device

Timing Models Final

Logic utilization (in ALMs) 242 / 32,070 (< 1 %)

Total registers 125

Total pins 55 / 457 (12 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0%)

Total DSP Blocks 0/87(0%)

Total HSSI RX PCSs Total HSSI PMA RX Deserializers Total HSSI TX PCSs Total HSSI PMA TX Serializers

Total PLLs 0/6(0%) Total DLLs 0/4(0%)

Slow 1100mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	81.61 MHz	81.61 MHz	kEY	
2	148.88 MHz	148.88 MHz	main1:u5 CLKOUT	
3	163.21 MHz	163.21 MHz	LAB2PART3:u4 CLKOUT	
4	217.91 MHz	217.91 MHz	LAB2PART3:u1 CLKOUT	
5	217.96 MHz	217.96 MHz	main1:u3 CLKOUT	
6	235.85 MHz	235.85 MHz	LAB2PART3:u2 CLKOUT	
7	240.27 MHz	240.27 MHz	LAB2PART3:u0 CLKOUT	
8	254.0 MHz	254.0 MHz	clk	

Flow Status Successful - Fri May 04 22:54:00 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name Lab2Part4

Top-level Entity Name Lab2Part4

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 357 / 32,070 (1 %)

Total registers 348

Total pins 8 / 457 (2 %)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

sl	Slow 1100mV 85C Model Fmax Summary					
	< <filter>></filter>					
	Fmax	Restricted Fmax		Clock Name	Note	
1	156.76 MHz	156.76 MHz	Clock			

Module 3

Flow Status Successful - Fri May 04 23:03:52 2018 Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition Revision Name soc_system Top-level Entity Name ghrd_top Family Cyclone V Device 5CSEMA5F31C6 Timing Models Final Logic utilization (in ALMs) 2,195 / 32,070 (7%) Total registers 3261 Total pins 368 / 457 (81%) Total virtual pins 0 Total block memory bits 526,336 / 4,065,280 (13 %) Total DSP Blocks 0/87(0%) Total HSSI RX PCSs Total HSSI PMA RX Deserializers

Total PLLs 0 / 6 (0 %)
Total DLLs 1 / 4 (25 %)

Total HSSI TX PCSs

Total HSSI PMA TX Serializers

<pre><<filter>></filter></pre>				
	Fmax	Restricted Fmax	Clock Name	Note
1	58.45 MHz	58.45 MHz	altera_reserved_tck	
2	94.95 MHz	94.95 MHz	clock_50_1	
3	1184 MHz	717.36 MHz	soc_system:u0 soc_systel:pll afi_clk_write_clk	limir

Module 4

Flow Status Successful - Thu May 03 15:01:58 2018

Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition

Revision Name SolarTracker

Top-level Entity Name SolarTracker

Family Cyclone V

Device 5CSEMA5F31C6

Timing Models Final

Logic utilization (in ALMs) 209 / 32,070 (< 1 %)

Total registers 65

Total pins 5 / 457 (1%)

Total virtual pins 0

Total block memory bits 0 / 4,065,280 (0 %)

Total DSP Blocks 0 / 87 (0 %)

Total HSSI RX PCSs 0

Total HSSI PMA RX Deserializers 0

Total HSSI TX PCSs 0

Total HSSI PMA TX Serializers 0

Total PLLs 0 / 6 (0 %)
Total DLLs 0 / 4 (0 %)

Slow 1100mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	85.11 MHz	85.11 MHz	Clk	