
CO224- DIGITAL DESIGN LAB 5 – PART5 BONUS

GROUP MEMBERS: E/18/379

E/18/147

Data path




Assumptions for latencies

| OPCODE | Select | Function | Unit's Delay |
|-----------|--------|----------|--------------|
| 0001 0001 | 111 | mult | #3 |
| 0000 1101 | 100 | sll | #2 |
| 0000 1110 | 100 | srl | #2 |
| 0000 1111 | 101 | sra | #2 |
| 0001 0000 | 110 | ror | #2 |
| 0000 1100 | 001 | bne | #1 |

1. mult

The following circuit was used to get the signed multiplication of two 4-bit binary numbers. This operation is assumed to take a latency of #3-unit delays.

The circuit was implemented using full and half adders.



a: DATA1 (Multiplicand)

b: DATA2 (Multiplier)


z: OUTPUT

2. sll, srl, sra, ror


An additional control signal was generated to accommodate both sll and srl in the same functional unit.

The sra and ror instructions have their own functional units.

The following circuit logic was used to implement all the shift and rotate functions in gate level. The basic unit is a multiplexer/ shift unit shown below.



Using appropriate inputs and select signals shifting was done as follows.



X: DATA1

S: Shift amount

Y: Output

3. bne

No additional control signals were generated here.

The same functional unit used for the add instruction was used for this purpose.

To generate the correct signals, the output signal zero of the ALU was used in its ACTIVE LOW state.

