













TLV1701, TLV1702, TLV1704

ZHCSBX7D - DECEMBER 2013 - REVISED JUNE 2015

TLV170x 2.2V 至 36V 微功耗比较器


1 特性


- 电源范围:
 - +2.2V 至 +36V 或 ±1.1V 至 ±18V
- 低静态电流: 每个比较器 55μA
- 输入共模范围包括两个电源轨
- 低传播延迟: 560ns
- 低输入偏移电压: 300µV
- 集电极开路输出:
 - 最大可高出负电源 36V 且不受电源电压影响
- 工业温度范围: -40°C 至 +125°C
- 小型封装:
 - 单通道: SC70-5、SOT-23-5 和 SOT553-5
 - 双通道: VSSOP-8、X2QFN-8
 - 四通道: TSSOP-14

2 应用范围

- 过压和欠压检测器
- 窗口比较器
- 过流检测器
- 零交叉检测器
- 针对以下应用的系统监控:
 - 电源
 - 白色家电
 - 工业传感器
 - 汽车
 - 医疗

TLV1702 作为窗口比较器





3 说明

TLV170x 系列器件提供宽电源范围、轨到轨输入、低静态电流和低传播延迟。 所有这些特性均符合行业标准,采用极小封装,借此,这些器件得以成为目前市场上可提供的最佳通用比较器。

集电极开路输出具有能够将输出拉至任意电压轨(最大可高出负电源 +36V)的优势,且不受 TLV170x 电源电压影响。

这些器件均可提供单通道 (TLV1701)、双通道 (TLV1702) 和四通道 (TLV1704) 三种版本。 低输入偏移电压、低输入偏置电流、低电源电流和开集配置使得TLV170x 系列能够灵活处理从简单电压检测到驱动单个继电器的大多数应用。


所有器件的额定工作温度均在扩展的工业温度范围 -40° C 到 $+125^{\circ}$ C 内。

器件信息(1)

和自口吃					
器件型号	封装	封装尺寸 (标称值)			
TLV1701	SOT553 (5)	1.20mm × 1.60mm			
	SC-70 (5)	1.25mm × 2.00mm			
	SOT-23 (5)	1.60mm x 2.90mm			
TLV1702	X2QFN (8)	1.50mm x 1.50mm			
	VSSOP (8)(2)	3.00mm × 3.00mm			
TLV1704	TSSOP (14)	4.40mm × 5.00mm			

- (1) 要了解所有可用封装,请见数据表末尾的封装选项附录。
- (2) VSSOP 封装与 MSOP 封装相同。

稳定传播延迟与温度





1	特性	1		8.3 Feature Description	12
2	应用范围	1		8.4 Device Functional Modes	12
3			9	Applications and Implementation	13
4	修订历史记录			9.1 Application Information	13
5	Device Comparison			9.2 Typical Application	13
6	Pin Configuration and Functions		10	Power Supply Recommendations	14
7	Specifications		11	Layout	15
•	7.1 Absolute Maximum Ratings			11.1 Layout Guidelines	15
	7.2 ESD Ratings			11.2 Layout Example	15
	7.3 Recommended Operating Conditions		12	器件和文档支持	16
	7.4 Thermal Information: TLV1701			12.1 文档支持	16
	7.5 Thermal Information: TLV1702 and TLV1704			12.2 相关链接	16
	7.6 Electrical Characteristics			12.3 社区资源	16
	7.7 Switching Characteristics			12.4 商标	16
	7.8 Typical Characteristics			12.5 静电放电警告	16
8	Detailed Description			12.6 术语表	
Ū	8.1 Overview		13	机械、封装和可订购信息	16
	8.2 Functional Block Diagram	11			

4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from R	Revision C (December 2014) to Revision D	Page
	从"混合状态"更改为"量产数据"	
Changes from R	Revision B (October 2014) to Revision C	Page
Changed Har	K 封装已从预览更改为量产数据ndling Ratings table, and moved storage temperatur	re to Absolute Maximum
Changes from R	Revision A (September 2014) to Revision B	Page
Added TLV17	i.息表中的脚注 2:已将 TLV1701 添加到可用器件列表中 701 to list of production data packages in footnote for the <i>Pin Configuratio</i> 701 row to V _(ESD) parameter in Handling Ratings table	on and Functions section5





Changes from Original (December 2013) to Revision A	age
• 已将文档格式更改为符合最新的数据表标准,添加了新章节并移动了现有章节	1
• TLV1704 PW (TSSOP-14) 封装已从预览更改为量产数据	1
• 在集电极开路输出特性中添加了分项	1
• 在 <i>说明</i> 部分添加了第二段	1
• 己从 <i>说明</i> 部分中删除封装信息;冗余信息	
 Changed Related Products table to Device Comparison table, moved from page 1, and added TLV370x family 	4
Added TLV1701, TLV1702 RUG, and TLV704 package drawings	5
Added thermal information for TLV1702 RUG, TLV1704 PW, and all TLV1701 packages	6
 Moved switching characteristics parameters from Electrical Characteristics table to new Switching Characteristics table 	7
Changed all typical values in Switching Characteristics table	7
Changed title for Figure 1	8
Changed Figure 8	8
Changed Figure 9	8
Changed Figure 10	8
Changed Figure 11	
Changed Figure 12	8
Changed Figure 13	ç
Changed Figure 14	9
Changed Application Information and moved section	. 13
Deleted Application Examples section	. 13




5 Device Comparison

DEVICE	FEATURES				
TLV3201	40 no 40 uA pueb pull comparetor				
TLV3202	40-ns, 40-μA, push-pull comparator				
TLV3501	4.5 no voil to voil push null high anced compositor				
TLV3502	4.5-ns, rail-to-rail, push-pull, high-speed comparator				
TLV3401					
TLV3402	Nanopower open-drain output comparator				
TLV3404					
TLV3701					
TLV3702	Nanopower push-pull output comparator				
TLV3704					
REF3325					
REF3330	3.9-μA, SC70-3 voltage reference				
REF3333					




6 Pin Configuration and Functions


TLV1701 DBV (SOT-23-5), DCK (SC70-5), DRL (SOT553-5) Packages Top View




TLV1702 DGK (VSSOP-8) Package Top View



TLV1702 RUG (X2QFN-8) Package Top View



TLV1704 PW (TSSOP-14) Package Top View



Pin Functions

	Tim Functions							
		PIN						
		NO.						
NAME	TLV1701 DBV, DCK, DRL	TLV1702 DGK, RUG	TLV1704 PW	I/O	DESCRIPTION			
IN+	1	_	_	I	Noninverting input			
1IN+	_	3	5	I	Noninverting input, channel 1			
2IN+	_	5	7	I	Noninverting input, channel 2			
3IN+	_		9	I	Noninverting input, channel 3			
4IN+	_		11	I	Noninverting input, channel 4			
IN-	3	_	_	I	Inverting input			
1IN-	_	2	4	I	Inverting input, channel 1			
2IN-	_	6	6	I	Inverting input, channel 2			
3IN-	_	1	8	I	Inverting input, channel 3			
4IN-	_		10	I	Inverting input, channel 4			
OUT	4	_	_	0	Output			
1OUT	_	1	2	0	Output, channel 1			
2OUT	_	7	1	0	Output, channel 2			
3OUT	_		14	0	Output, channel 3			
4OUT	_		13	0	Output, channel 4			
V+	5	8	3	_	Positive (highest) power supply			
V-	2	4	12	_	Negative (lowest) power supply			



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage			+40 (±20)	V
0: 1:	Voltage ⁽²⁾	(V _S) - 0.5	$(V_S+) + 0.5$	V
Signal input pins	Current ⁽²⁾		±10	mA
Output short-circuit (3		Cor	ntinuous	mA
Operating temperatu	re range	-55	+150	°C
Junction temperature	e, T _J		150	°C
Storage temperature	, T _{stg}	-65	+150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT	
TLV170	1 and TLV1702				
)/	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ /		
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	
TLV1704	TLV1704				
V Flacture testing disable and		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\/	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage $V_S = (V_S+) - (V_S-)$	2.2 (±1.1)	36 (±18)	V
Specified temperature	-40	125	°C

7.4 Thermal Information: TLV1701

THERMAL METRIC ⁽¹⁾		DRL (SOT553)	DCK (SC70)	DBV (SOT23)	UNIT
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	271.5	283.6	233.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	115.6	94.1	156.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	89.7	61.3	60.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.6	1.9	35.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	89.2	60.5	59.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

⁽³⁾ Short-circuit to ground; one comparator per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Thermal Information: TLV1702 and TLV1704

THERMAL METRIC ⁽¹⁾		TLV	1702	TLV1704	
		RUG (QFN)	DGK (VSSOP)	PW (TSSOP)	UNIT
		8 PINS	8 PINS	14 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	205.6	199	128.1	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	77.1	89.5	56.5	°C/W
θ_{JB}	Junction-to-board thermal resistance	107.0	120.4	69.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.0	22.0	9.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	107.0	118.7	69.3	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.6 Electrical Characteristics

at $T_A = +25$ °C, $V_S = +2.2$ V to +36 V, $C_L = 15$ pF, $R_{PUILLIP} = 5.1$ k Ω , $V_{CM} = V_S / 2$, and $V_S = V_{PUILLIP}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE					
		T _A = 25°C, V _S = 2.2 V		±0.5	±3.5	mV
Vos	Input offset voltage	T _A = 25°C, V _S = 36 V		±0.3	±2.5	mV
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±5.5	mV
dV _{OS} /dT	Input offset voltage drift	$T_A = -40$ °C to +125°C		±4	±20	μV/°C
DODD	Device and by a control of the control			15	100	μV/V
PSRR	Power-supply rejection ratio	$T_A = -40$ °C to +125°C		20		μV/V
INPUT VO	LTAGE RANGE					
V _{CM}	Common-mode voltage range	$T_A = -40$ °C to +125°C	(V-)		(V+)	V
INPUT BIA	S CURRENT				·	
				5	15	nA
I _B Input bias current	$T_A = -40$ °C to +125°C			20	nA	
los	Input offset current			0.5		nA
C _{LOAD}	Capacitive load drive		See Typica	al Characteristics		
OUTPUT						
.,		$I_O \le 4$ mA, input overdrive = 100 mV, $V_S = 36$ V			900	mV
Vo	Voltage output swing from rail	I_O = 0 mA, input overdrive = 100 mV, V_S = 36 V			600	mV
SC	Short circuit sink current			20		mA
	Output leakage current	$V_{IN+} > V_{IN-}$		70		nA
POWER S	UPPLY				·	
V _S	Specified voltage range		2.2		36	V
	Ovience to constant from the constant	I _O = 0 A		55	75	μA
la	Quiescent current (per channel)	$I_{O} = 0 \text{ A}, T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			100	μA

7.7 Switching Characteristics


at $T_A = +25$ °C, $V_S = +2.2$ V to +36 V, $C_L = 15$ pF, $R_{PULLUP} = 5.1$ k Ω , $V_{CM} = V_S / 2$, and $V_S = V_{PULLUP}$ (unless otherwise noted)

		. 02201	0 .02	-0. (
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pHL}	Propagation delay time, high-to-low	Input overdrive = 100 mV		460		ns
t _{pLH}	Propagation delay time, low-to-high	Input overdrive = 100 mV		560		ns
t_R	Rise time	Input overdrive = 100 mV		365		ns
t _F	Fall time	Input overdrive = 100 mV		240		ns

TEXAS INSTRUMENTS

7.8 Typical Characteristics


at T_A = +25°C, V_S = +5 V, R_{PULLUP} = 5.1 k Ω , and input overdrive = 100 mV (unless otherwise noted)





Typical Characteristics (continued)


at T_A = +25°C, V_S = +5 V, R_{PULLUP} = 5.1 k Ω , and input overdrive = 100 mV (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = +25$ °C, $V_S = +5$ V, $R_{PULLUP} = 5.1$ k Ω , and input overdrive = 100 mV (unless otherwise noted)






8 Detailed Description

8.1 Overview

The TLV170x comparators features rail-to-rail input and output on supply voltages as high as 36 V. The rail-to-rail input stage enables detection of signals close to the supply and ground. The open collector configuration allows the device to be used in wired-OR configurations, such as a window comparator. A low supply current of $55~\mu A$ per channel with small, space-saving packages, makes these comparators versatile for use in a wide range of applications, from portable to industrial.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Comparator Inputs

The TLV170x are rail-to-rail input comparators, with an input common-mode range that includes the supply rails. The TLV170x is designed to prevent phase inversion when the input pins exceed the supply voltage. Figure 18 shows the TLV170x response when input voltages exceed the supply, resulting in no phase inversion.




Figure 18. No Phase Inversion: Comparator Response to Input Voltage (Propagation Delay Included)

8.4 Device Functional Modes

8.4.1 Setting Reference Voltage

Using a stable reference is important when setting the transition point for the TLV170x. The REF3333, as shown in Figure 19, provides a 3.3-V reference voltage with low drift and only 3.9 µA of quiescent current.




Figure 19. Reference Voltage for the TLV170x



9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLV170x can be used in a wide variety of applications, such as zero crossing detectors, window comparators, over and undervoltage detectors, and high-side voltage sense circuits.

9.2 Typical Application

Comparators are used to differentiate between two different signal levels. For example, a comparator differentiates between an overtemperature and normal-temperature condition. However, noise or signal variation at the comparison threshold causes multiple transitions. This application example sets upper and lower hysteresis thresholds to eliminate the multiple transitions caused by noise.




Figure 20. Comparator Schematic with Hysteresis

9.2.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 5 V
- Input: 0 V to 5 V
- Lower threshold (VL) = 2.3 V ±0.1 V
- Upper threshold (VH) = 2.7 V ±0.1 V
- $VH VL = 2.4 V \pm 0.1 V$
- Low power consumption



Typical Application (continued)

9.2.2 Detailed Design Procedure

Make a small change to the comparator circuit to add hysteresis. Hysteresis uses two different threshold voltages to avoid the multiple transitions introduced in the previous circuit. The input signal must exceed the upper threshold (VH) to transition low, or below the lower threshold (VL) to transition high.

Figure 20 illustrates hysteresis on a comparator. Resistor Rh sets the hysteresis level. An open-collector output stage requires a pullup resistor (Rp). The pullup resistor creates a voltage divider at the comparator output that introduces an error when the output is at logic high. This error can be minimized if Rh > 100Rp.

When the output is at a logic high (5 V), Rh is in parallel with Rx (ignoring Rp). This configuration drives more current into Ry, and raises the threshold voltage (VH) to 2.7 V. The input signal must drive above VH = 2.7 V to cause the output to transition to logic low (0 V).

When the output is at logic low (0 V), Rh is in parallel with Ry. This configuration reduces the current into Ry, and reduces the threshold voltage to 2.3 V. The input signal must drive below VL = 2.3 V to cause the output to transition to logic high (5 V).

For more details on this design and other alternative devices that can be used in place of the TLV1702, refer to Precision Design TIPD144, Comparator with Hysteresis Reference Design.

9.2.3 Application Curve

Figure 21 shows the upper and lower thresholds for hysteresis. The upper threshold is 2.76 V and the lower threshold is 2.34 V, both of which are close to the design target.




Figure 21. TLV1701 Upper and Lower Threshold with Hysteresis

10 Power Supply Recommendations

The TLV170x is specified for operation from 2.2 V to 36 V (±1.1 to ±18 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement; see the *Layout Guidelines* section.




11 Layout

11.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, maintain the following layout guidelines:

- Use a printed circuit board (PCB) with a good, unbroken low-inductance ground plane. Proper grounding (use of ground plane) helps maintain specified performance of the TLV170x.
- To minimize supply noise, place a decoupling capacitor (0.1-μF ceramic, surface-mount capacitor) as close as possible to V_S as shown in Figure 22.
- On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- Solder the device directly to the PCB rather than using a socket.
- For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less)
 placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some
 degradation to propagation delay when the impedance is low. Run the topside ground plane between the
 output and inputs.
- Run the ground pin ground trace under the device up to the bypass capacitor, shielding the inputs from the outputs.

11.2 Layout Example



(Schematic Representation)




Figure 22. Comparator Board Layout



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

TIDU020 — 高精度设计,采用滞后参考设计的比较器。

SBOS392 — REF3333 数据手册

12.2 相关链接

表 1 列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链 接。

表 1. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TLV1701	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1702	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TLV1704	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



▲ SSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



www.ti.com 6-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1701AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	ZAYF	Samples
TLV1701AIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	ZAYF	Samples
TLV1701AIDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	SIR	Samples
TLV1701AIDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIR	Samples
TLV1701AIDRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SIS	Samples
TLV1701AIDRLT	ACTIVE	SOT-5X3	DRL	5	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SIS	Samples
TLV1702AIDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1702	Samples
TLV1702AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1702	Samples
TLV1702AIRUGR	ACTIVE	X2QFN	RUG	8	3000	RoHS & Green	Call TI NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FC	Samples
TLV1704AIPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1704	Samples
TLV1704AIPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1704	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Sep-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV1701, TLV1702, TLV1704:

Automotive: TLV1701-Q1, TLV1702-Q1, TLV1704-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1701AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV1701AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV1701AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV1701AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV1701AIDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV1701AIDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV1701AIDRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TLV1701AIDRLT	SOT-5X3	DRL	5	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TLV1702AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV1702AIRUGR	X2QFN	RUG	8	3000	180.0	8.4	1.6	1.6	0.66	4.0	8.0	Q2
TLV1704AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

7 til dilliciololio die fiorilliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1701AIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV1701AIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV1701AIDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV1701AIDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV1701AIDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV1701AIDCKT	SC70	DCK	5	250	190.0	190.0	30.0
TLV1701AIDRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
TLV1701AIDRLT	SOT-5X3	DRL	5	250	202.0	201.0	28.0
TLV1702AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV1702AIRUGR	X2QFN	RUG	8	3000	202.0	201.0	28.0
TLV1704AIPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION


www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV1702AIDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV1704AIPW	PW	TSSOP	14	90	530	10.2	3600	3.5




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.
 D. This package complies to JEDEC MO-288 variation X2ECD.





PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{9.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{10.} Board assembly site may have different recommendations for stencil design.





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司