## **Assignment 6**

## 1. Preparation tasks

Timing diagram figure for displaying value '3.142'

```
4ms 4ms 4ms 4ms 4ms 4ms 4ms 4ms 4ms
     Common anode: AN(3)
 Digit position
                  AN(1)
                  AN(0)
     4-digit value to display
            Cathod A: CA
 Seven-segment data
         Decimal point: DP
2. Display driver
```

## p\_mux : process(s\_cnt, data0\_i, data1\_i, data2\_i, data3\_i, dp\_i) begin case s\_cnt is

s\_seg[6:0]

• [6]

**6** [5]

**6** [4]

**l** [3]

**[2]** 

12


when "11" => s\_hex <= data3\_i;</pre>

Listing of VHDL code of the process p\_mux

```
dp_o \leftarrow dp_i(3);
                   dig_o <= "0111";
               when "10" =>
                   s_hex <= data2_i;</pre>
                   dp_o \leftarrow dp_i(2);
                   dig_o <= "1011";
               when "01" =>
                   s_hex <= data1_i;</pre>
                   dp_o <= dp_i(1);</pre>
                   dig_o <= "1101";
               when others =>
                   s_hex <= data0_i;</pre>
                   dp_o \leftarrow dp_i(0);
                   dig_o <= "1110";
           end case;
      end process p_mux;
Listing of VHDL testbench file tb_driver_7seg_4digits
  -- Template for 4-digit 7-segment display driver testbench.
  -- Nexys A7-50T, Vivado v2020.1.1, EDA Playground
```



06 \ 4f \ 4c \ 12 \ 06 \ 4f \ 4c \ 12 \ 06 \ 4f \ 4c \ 12 \ 06



```
entity top is
      Port ( CLK100MHZ : in std_logic; --Main clock
              BTNC : in std_logic; --Synchronous reset
              SW : in std_logic_vector(16 - 1 downto 0); --Four 4-bit values
              CA : out std_logic; --Cathod A
              CB : out std_logic; --Cathod B
              CC : out std_logic; --Cathod C
              CD : out std_logic; --Cathod D
              CE : out std_logic; --Cathod E
              CF : out std_logic; --Cathod F
              CG : out std_logic; --Cathod G
              DP : out std_logic; --Decimal point
              AN : out std_logic_vector(8 - 1 downto 0)); --Common anode signals to individual displays
  end top;
  architecture Behavioral of top is
  begin
      -- Instance (copy) of driver_7seg_4digits entity
      driver_seg_4 : entity work.driver_7seg_4digits
           port map
               clk => CLK100MHZ,
                      => BTNC,
               reset
               data0_i(3) \Rightarrow SW(3),
               data0_i(2) \Rightarrow SW(2),
               data0_i(1) \Rightarrow SW(1),
               data0_i(0) \Rightarrow SW(0),
               data1_i(3) \Rightarrow SW(7),
               data1_i(2) \Rightarrow SW(6),
               data1_i(1) \Rightarrow SW(5),
               data1_i(0) \Rightarrow SW(4),
               data2_i(3) \Rightarrow SW(11),
               data2_i(2) \Rightarrow SW(10),
               data2_i(1) \Rightarrow SW(9),
               data2_i(0) \Rightarrow SW(8),
               data3_i(3) \Rightarrow SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3_i(1) \Rightarrow SW(13),
               data3_i(0) \Rightarrow SW(12),
               seg_o(6)
                          => CA,
               seg_o(5)
                           => CB,
               seg_o(4)
                           => CC,
               seg_o(3)
                           => CD,
               seg_o(2)
                           => CE,
               seg_o(1)
                           => CF,
               seg_o(₀)
                            => CG,
               dig_o
                           => AN(4 - 1 downto 0),
               dp_i
                          => "0111",
               dp_o
                           => DP
          );
  end architecture Behavioral;
3. Eight-digit driver
Image of the driver schematic
```

## driver\_7sey-8digits

hex-7 seg cut-up-down clock-enable g-CNT\_WIDTH= 3 process p-mus 9-MAX =400000 seg-0 S-cot 3 curto reset Cht-up-i ("000") reset 0 clk CIK datal datatri "1111\_110" dataZi "1111 - 1707 "1177 - 1017"
"1170 - 1117"
"1101 - 1117"
"1011 - 1117"
"1011 - 1117" data3data4-i duta 5-i dutab. data7. dp.i