Verificando arquivos...

Código-fonte do programa: selectionSort.c

Arquivo de configuração de CPU: MyO3CPU.py --> MyO3CPU.py

Arquivo de configuração de caches e memória: 8.py --> MyCaches.py

Arquivo de configuração de sistema: MySystem.py --> MySystem.py

gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Feb 16 2016 16:35:34 gem5 started Dec 14 2017 19:32:27 gem5 executing on simulacaolse3

command line: gem5 --outdir=m5out MySimulation.py -c selectionSort

Programa a ser executado: selectionSort

Global frequency set at 100000000000 ticks per second

warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)

0: system.remote gdb.listener: listening for remote gdb on port 7001

----- Begin Simulation -----

info: Entering event queue @ 0. Starting simulation...

Vetor

info: Increasing stack size by one page.

9873, 3259, 9416, 10029, 10573, 2801, 12422, 3263, 2783, 9305, 6056, 4640, 10400, 6196, 12352, 13502, 7253, 6798, 5595, 8658, 7208, 11284, 3650, 4763, 10724, 8768, 9318, 13417, 7239, 6427, 5628, 2113, 1038, 44, 3494, 2963, 9197, 7268, 6226, 3332, 1573, 12282, 7972, 11974, 9831, 11677, 1828, 8436, 3475, 7424, 2095, 10683, 10060, 5745, 6799, 5784, 5866, 1117, 4202, 4457, 13896, 1182, 12922, 14934, 7578, 1416, 9249, 1775, 8684, 476, 5107, 1610, 12758, 4432, 13584, 13941, 1109, 412, 7378, 10936, 14188, 9473, 6619, 9249, 6570, 13418, 33, 12436, 5887, 10587, 8246, 11135, 11769, 6168, 2421, 4347, 7585, 11671, 12474, 7621, 12147, 2582, 9231, 1257, 13366, 14167, 199, 5827, 14580, 7577, 1763, 5120, 8402, 14734, 14369, 14972, 13153, 5755, 3761, 10392, 1342, 12007, 6528, 13112, 3175, 301, 8811, 2112, 11972, 12638, 9734, 9119, 6572, 10317, 1729, 4938, 9485, 1928, 10765, 417, 857, 3880, 5537, 9259, 3614, 4907, 9231, 1767, 10662, 4344, 3512, 3356, 1351, 1392, 1468, 10879, 1693, 1632, 4343, 13666, 14270, 5429, 14137, 12194, 747, 866, 2132, 1584, 9146, 4249, 2001, 10003, 8129, 7538, 4262, 11743, 3797, 4846, 4863, 5811, 542, 14727, 9168, 8246, 7471, 1988, 10477, 9164, 9972, 14820, 14182, 594, 11602, 4672, 12788, 3701, 5538,

^{*} Compilando o programa ...

^{*} g++ -static selectionSort.c -o selectionSort

^{*} Executando o gem5...

^{*} gem5 --outdir=m5out MySimulation.py -c selectionSort

6272, 5285, 6037, 10521, 7286, 1040, 10002, 6176, 11655, 13098, 9974, 7853, 2961, 7137, 8395, 9040, 1305, 7993, 1511, 3294, 3470, 10675, 4618, 9643, 1210, 5213, 6245, 5882, 3001, 9946, 2772, 9274, 231, 8809, 11147, 13869, 1202, 6150, 5045, 4209, 4248, 6371, 12062, 13561, 4861, 11809, 7601, 6166, 11155, 9112, 812, 14625, 11139, 5431, 9268, 12349, 10644, 6865, 9583, 4997, 8163, 12356, 14271, 14746, 12517, 10419, 13615, 5071, 7921, 10013, 9280, 12169, 7736, 12694, 10730, 12597, 856, 3331, 3764, 12011, 3795, 10928, 2988, 14934, 7711, 3609, 12284, 9707, 10474, 6867, 14705, 3638, 10575, 13976, 3384, 14445, 747, 8352, 4516, 8668, 3365, 13797, 12189, 11101, 2843, 14271, 8699, 3699, 8954, 3815, 710, 12749, 6095, 10051, 12684, 13807, 13660, 1320, 8514, 9134, 14539, 8219, 4124, 10115, 13548, 13861, 912, 5647, 7213, 5428, 5668, 1930, 4225, 2857, 4383, 13421, 8481, 4434, 2120, 2435, 8249, 9183, 6537, 5697, 4234, 4221, 4504, 2894, 11893, 13018, 3380, 11432, 12590, 7505, 12899, 2490, 6366, 13811, 8137, 4931, 10592, 5157, 6861, 6169, 14367, 11244, 4590, 7848, 679, 6711, 10283, 280, 894, 1820, 5977, 11480, 12393, 1833, 14374, 9286, 6204, 2754, 12071, 3794, 1611, 1322, 12636, 14329, 6486, 12125, 4260, 2078, 2283, 2473, 8247, 1650, 5070, 12838, 850, 12101, 10901, 11133, 3733, 3147, 4306, 9711, 14627, 8051, 11544, 14001, 8690, 9100, 8107, 12113, 4246, 9719, 13435, 1882, 9048, 4921, 14008, 4661, 13351, 7643, 13486, 6599, 9293, 3556, 10789, 1495, 657, 6690, 12628, 4391, 1189, 8286, 5454, 816, 7690, 8350, 6169, 1380, 2451, 14276, 13493, 6697, 8995, 11928, 14932, 9396, 8202, 13940, 5409, 6553, 12935, 3895, 4504, 13580, 13804, 293, 75, 14461, 13335, 4055, 10204, 14524, 12342, 7010, 6692, 5032, 6713, 12861, 12764, 9164, 12138, 11257, 7213, 12485, 14537, 7145, 13233, 7739, 12437, 3642, 5645, 1724, 13890, 10149, 304, 12694, 1795, 379, 3507, 130, 4435, 5064, 6007, 8129, 12074, 12699, 4513, 3787, 10561, 2277, 4303, 14051, 4886, 2869, 11536, 4423, 1366, 1122, 12163, 5156, 4764, 2808, 6880, 10006, 4309, 13537, 7700, 6104, 5268, 11208, 12587, 9703, 1272, 3594, 9184, 4698, 7645, 5049, 14838, 9558, 7326, 10493, 8609, 12212, 13362, 11498, 1636, 6081, 12620, 5151, 2589, 8736, 14311, 821, 3743, 3620, 14358, 11443, 1077, 4627, 14003, 13664, 5682, 275, 8610, 6219, 4974, 1255, 11268, 11164, 10814, 9947, 6657, 10775, 7159, 11372, 13625, 147, 8805, 2597, 11650, 11394, 11334, 2313, 12215, 6429, 12286, 2926, 9224, 13363, 13905, 8228, 3379, 10939, 14855, 11989, 2158, 11181, 13244, 4779, 7345, 410, 14726, 5355, 11186, 13237, 1727, 9811, 13385, 10532, 3761, 1387, 13278, 95, 3701, 10493, 12876, 7339, 4771, 13452, 5702, 3676, 6680, 9081, 14616, 12888, 6070, 8126, 421, 10666, 12905, 14119, 11077, 12631, 4474, 13615, 10869, 6201, 14778, 606, 8085, 3539, 8345, 6363, 9986, 3398, 8208, 14214, 10737, 12980, 12667, 7791, 8008, 4347, 8224, 13976, 8587, 14294, 13455, 9009, 1313, 11360, 8128, 3742, 344, 3954, 8709, 11213, 1507, 8487, 3171, 9592, 3379, 11516, 7307, 13365, 14915, 515, 12580, 2004, 4847, 1599, 9796, 4208, 12298, 3020, 9536, 5886, 8667, 7991, 6247, 9980, 4352, 5727, 5074, 4696, 9681, 13783, 7261, 11188, 7270, 1784, 12132, 2001, 4652, 4439, 6719, 10919, 11306, 10651, 12924, 7506, 12250, 7720, 11714, 9548, 10740, 6250, 434, 10759, 14242, 13033, 5739, 9946, 3760, 2165, 5994, 13441, 948, 13255, 981, 8219, 6391, 13113, 1572, 11043, 8904, 8291, 6963, 5211, 3942, 4887, 12717, 1192, 3959, 783, 10741, 6051, 13385, 2527, 1811, 3979, 561, 13902, 13925, 4321, 1068, 4919, 9115, 2016, 9526, 1448, 1587, 917, 14562, 3160, 3313, 14818, 11451, 10276, 11381, 394, 6515, 450, 7938, 1826, 1233, 3679, 7877, 5971, 12559, 1040, 9950, 13120, 6295, 8876, 8793, 7363, 5147, 9260, 731, 14674, 10709, 8671, 6943, 1623, 11831, 10256, 1441, 14634, 11884, 12823, 6380, 9751, 13273, 14319, 11577, 5859, 9350, 10807, 11830, 6909, 3199, 6780, 11381, 9494, 7008, 5175, 8209, 12156, 14435, 8941, 3182, 10144, 2612, 10125, 11767, 5795, 11734, 4561, 5429, 8618, 2384, 3162, 9722, 7009, 2481, 6299, 12868, 3183, 8458, 1050, 1445, 11658, 14183, 12826, 6152, 6191, 9353, 5714, 9699, 8789, 14655, 4233, 10285, 8619, 5711, 13405, 5766, 2445, 2966, 11195, 2415, 11702, 5709, 12137, 10063, 14542, 9789, 14284, 2726, 3247, 334, 4171, 6257, 14517, 8349, 3762, 12061, 2703, 9476, 13112, 11492, 483, 2346, 13129, 9102, 8057, 11534, 14868, 1854, 5852, 2415, 4269, 2554, 8125, 7759, 12618, 14019, 2548, 11902, 1745, 12147, 3588, 12268, 9757, 9458, 5618, 13519, 6519, 8321, 14347, 4631, 11165, 14830, 13329, 9294, 284, 6386, 12181, 6504, 8240, 3033, 271, 3862, 11940, 14748, 11621, 9558, 13768, 5521, 12812, 513, 9020, 7752, 4134, 3777, 2210, 9752, 8648, 81, 9425, 7995, 4713, 5590, 7825, 3042, 14884, 8109, 781, 3417, 5965, 373, 6451, 6237, 4235, 3391, 5985, 856, 4301, 4753, 12729, 8465, 11619, 6750, 1217, 753, 1879, 3428, 1857, 10528, 3509, 11282, 3523, 14574, 1872, 2701, 8969, 8108, 2162, 1102, 11526, 8128, 1475, 2977, 14365, 5711, 12720, 11702, 12919, 2021, 7808, 10649, 10486, 4427,

8751, 11703, 11532, 10630, 6483, 13389, 12510, 1345, 9671, 1034, 919, 2895, 3735, 1240, Vetor 33, 44, 75, 81, 95, 130, 147, 199, 231, 271, 275, 280, 284, 293, 301, 304, 334, 344, 373, 379, 394, 410, 412, 417, 421, 434, 450, 476, 483, 513, 515, 542, 561, 594, 606, 657, 679, 710, 731, 747, 747, 753, 781, 783, 812, 816, 821, 850, 856, 856, 857, 866, 894, 912, 917, 919, 948, 981, 1034, 1038, 1040, 1040, 1050, 1068, 1077, 1102, 1109, 1117, 1122, 1182, 1189, 1192, 1202, 1210, 1217, 1233, 1240, 1255, 1257, 1272, 1305, 1313, 1320, 1322, 1342, 1345, 1351, 1366, 1380, 1387, 1392, 1416, 1441, 1445, 1448, 1468, 1475, 1495, 1507, 1511, 1572, 1573, 1584, 1587, 1599, 1610, 1611, 1623, 1632, 1636, 1650, 1693, 1724, 1727, 1729, 1745, 1763, 1767, 1775, 1784, 1795, 1811, 1820, 1826, 1828, 1833, 1854, 1857, 1872, 1879, 1882, 1928, 1930, 1988, 2001, 2001, 2004, 2016, 2021, 2078, 2095, 2112, 2113, 2120, 2132, 2158, 2162, 2165, 2210, 2277, 2283, 2313, 2346, 2384, 2415, 2415, 2421, 2435, 2445, 2451, 2473, 2481, 2490, 2527, 2548, 2554, 2582, 2589, 2597, 2612, 2701, 2703, 2726, 2754, 2772, 2783, 2801, 2808, 2843, 2857, 2869, 2894, 2895, 2926, 2961, 2963, 2966, 2977, 2988, 3001, 3020, 3033, 3042, 3147, 3160, 3162, 3171, 3175, 3182, 3183, 3199, 3247, 3259, 3263, 3294, 3313, 3331, 3332, 3356, 3365, 3379, 3379, 3380, 3384, 3391, 3398, 3417, 3428, 3470, 3475, 3494, 3507, 3509, 3512, 3523, 3539, 3556, 3588, 3594, 3609, 3614, 3620, 3638, 3642, 3650, 3676, 3679, 3699, 3701, 3701, 3733, 3735, 3742, 3743, 3760, 3761, 3761, 3762, 3764, 3777, 3787, 3794, 3795, 3797, 3815, 3862, 3880, 3895, 3942, 3954, 3959, 3979, 4055, 4124, 4134, 4171, 4202, 4208, 4209, 4221, 4225, 4233, 4234, 4235, 4246, 4248, 4249, 4260, 4262, 4269, 4301, 4303, 4306, 4309, 4321, 4343, 4344, 4347, 4347, 4352, 4383, 4391, 4423, 4427, 4432, 4434, 4435, 4439, 4457, 4474, 4504, 4504, 4513, 4516, 4561, 4590, 4618, 4627, 4631, 4640, 4652, 4661, 4672, 4696, 4698, 4713, 4753, 4763, 4764, 4771, 4779, 4846, 4847, 4861, 4863, 4886, 4887, 4907, 4919, 4921, 4931, 4938, 4974, 4997, 5032, 5045, 5049, 5064, 5070, 5071, 5074, 5107, 5120, 5147, 5151, 5156, 5157, 5175, 5211, 5213, 5268, 5285, 5355, 5409, 5428, 5429, 5429, 5431, 5454, 5521, 5537, 5538, 5590, 5595, 5618, 5628, 5645, 5647, 5668, 5682, 5697, 5702, 5709, 5711, 5711, 5714, 5727, 5739, 5745, 5755, 5766, 5784, 5795, 5811, 5827, 5852, 5859, 5866, 5882, 5886, 5887, 5965, 5971, 5977, 5985, 5994, 6007, 6037, 6051, 6056, 6070, 6081, 6095, 6104, 6150, 6152, 6166, 6168, 6169, 6169, 6176, 6191, 6196, 6201, 6204, 6219, 6226, 6237, 6245, 6247, 6250, 6257, 6272, 6295, 6299, 6363, 6366, 6371, 6380, 6386, 6391, 6427, 6429, 6451, 6483, 6486, 6504, 6515, 6519, 6528, 6537, 6553, 6570, 6572, 6599, 6619, 6657, 6680, 6690, 6692, 6697, 6711, 6713, 6719, 6750, 6780, 6798, 6799, 6861, 6865, 6867, 6880, 6909, 6943, 6963, 7008, 7009, 7010, 7137, 7145, 7159, 7208, 7213, 7213, 7239, 7253, 7261, 7268, 7270, 7286, 7307, 7326, 7339, 7345, 7363, 7378, 7424, 7471, 7505, 7506, 7538, 7577, 7578, 7585, 7601, 7621, 7643, 7645, 7690, 7700, 7711, 7720, 7736, 7739, 7752, 7759, 7791, 7808, 7825, 7848, 7853, 7877, 7921, 7938, 7972, 7991, 7993, 7995, 8008, 8051, 8057, 8085, 8107, 8108, 8109, 8125, 8126, 8128, 8128, 8129, 8129, 8137, 8163, 8202, 8208, 8209, 8219, 8219, 8224, 8228, 8240, 8246, 8246, 8247, 8249, 8286, 8291, 8321, 8345, 8349, 8350, 8352, 8395, 8402, 8436, 8458, 8465, 8481, 8487, 8514, 8587, 8609, 8610, 8618, 8619, 8648, 8658, 8667, 8668, 8671, 8684, 8690, 8699, 8709, 8736, 8751, 8768, 8789, 8793, 8805, 8809, 8811, 8876, 8904, 8941, 8954, 8969, 8995, 9009, 9020, 9040, 9048, 9081, 9100, 9102, 9112, 9115, 9119, 9134, 9146, 9164, 9164, 9168, 9183, 9184, 9197, 9224, 9231, 9231, 9249, 9249, 9259, 9260, 9268, 9274, 9280, 9286, 9293, 9294, 9305, 9318, 9350, 9353, 9396, 9416, 9425, 9458, 9473, 9476, 9485, 9494, 9526, 9536, 9548, 9558, 9558, 9583, 9592, 9643, 9671, 9681, 9699, 9703, 9707, 9711, 9719, 9722, 9734, 9751, 9752, 9757, 9789, 9796, 9811, 9831, 9873, 9946, 9946, 9947, 9950, 9972, 9974, 9980, 9986, 10002, 10003, 10006, 10013, 10029, 10051, 10060, 10063, 10115, 10125, 10144, 10149, 10204, 10256, 10276, 10283, 10285, 10317, 10392, 10400, 10419, 10474, 10477, 10486, 10493, 10493, 10521, 10528, 10532, 10561, 10573, 10575, 10587, 10592, 10630, 10644, 10649, 10651, 10662, 10666, 10675, 10683, 10709, 10724, 10730, 10737, 10740, 10741, 10759, 10765, 10775, 10789, 10807, 10814, 10869, 10879, 10901, 10919, 10928, 10936, 10939, 11043, 11077, 11101, 11133, 11135, 11139, 11147, 11155, 11164, 11165, 11181, 11186, 11188, 11195, 11208, 11213, 11244, 11257, 11268, 11282, 11284, 11306, 11334, 11360, 11372, 11381, 11381, 11394, 11432, 11443, 11451, 11480, 11492, 11498, 11516, 11526, 11532, 11534, 11536, 11544, 11577, 11602, 11619, 11621, 11650, 11655, 11658, 11671, 11677, 11702, 11702,

```
11703, 11714, 11734, 11743, 11767, 11769, 11809, 11830, 11831, 11884, 11893, 11902, 11928, 11940, 11972,
11974, 11989, 12007, 12011, 12061, 12062, 12071, 12074, 12101, 12113, 12125, 12132, 12137, 12138,
12147, 12147, 12156, 12163, 12169, 12181, 12189, 12194, 12212, 12215, 12250, 12268, 12282, 12284,
12286, 12298, 12342, 12349, 12352, 12356, 12393, 12422, 12436, 12437, 12474, 12485, 12510, 12517,
12559, 12580, 12587, 12590, 12597, 12618, 12620, 12628, 12631, 12636, 12638, 12667, 12684, 12694,
12694, 12699, 12717, 12720, 12729, 12749, 12758, 12764, 12788, 12812, 12823, 12826, 12838, 12861,
12868, 12876, 12888, 12899, 12905, 12919, 12922, 12924, 12935, 12980, 13018, 13033, 13098, 13112,
13112, 13113, 13120, 13129, 13153, 13233, 13237, 13244, 13255, 13273, 13278, 13329, 13335, 13351,
13362, 13363, 13365, 13366, 13385, 13385, 13389, 13405, 13417, 13418, 13421, 13435, 13441, 13452,
13455, 13486, 13493, 13502, 13519, 13537, 13548, 13561, 13580, 13584, 13615, 13615, 13625, 13660,
13664, 13666, 13768, 13783, 13797, 13804, 13807, 13811, 13861, 13869, 13890, 13896, 13902, 13905,
13925, 13940, 13941, 13976, 13976, 14001, 14003, 14008, 14019, 14051, 14119, 14137, 14167, 14182,
14183, 14188, 14214, 14242, 14270, 14271, 14271, 14276, 14284, 14294, 14311, 14319, 14329, 14347,
14358, 14365, 14367, 14369, 14374, 14435, 14445, 14461, 14517, 14524, 14537, 14539, 14542, 14562,
14574, 14580, 14616, 14625, 14627, 14634, 14655, 14674, 14705, 14726, 14727, 14734, 14746, 14748,
14778, 14818, 14820, 14830, 14838, 14855, 14868, 14884, 14915, 14932, 14934, 14934, 14972,
Finishing simulation. Current tick: 6132499500. Reason: target called exit()
----- End Simulation -----
****************************
* Resultados da simulação
****************************
```

sim seconds 0.006132 # Number of seconds simulated

sim ticks 6132499500 # Number of ticks simulated

final_tick 6132499500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)

sim_freq 1000000000000 # Frequency of simulated ticks

host inst rate 121504 # Simulator instruction rate (inst/s)

host op rate 200082 # Simulator op (including micro ops) rate (op/s)

host tick rate 71375626 # Simulator tick rate (ticks/s)

host mem usage 645148 # Number of bytes of host memory used

host_seconds 85.92 # Real time elapsed on the host

sim insts 10439463 # Number of instructions simulated

sim ops 17190816 # Number of ops (including micro ops) simulated

system.clk domain.voltage domain.voltage 1 # Voltage in Volts

system.clk domain.clock 500 # Clock period in ticks

system.mem ctrl.bytes read::cpu.inst 27520 # Number of bytes read from this memory

system.mem ctrl.bytes read::cpu.data 21696 # Number of bytes read from this memory

system.mem ctrl.bytes read::total 49216 # Number of bytes read from this memory

system.mem ctrl.bytes inst read::cpu.inst 27520 # Number of instructions bytes read from this memory

system.mem ctrl.bytes inst read::total 27520 # Number of instructions bytes read from this memory

system.mem ctrl.num reads::cpu.inst 430 # Number of read requests responded to by this memory

system.mem ctrl.num reads::cpu.data 339 # Number of read requests responded to by this memory

system.mem ctrl.num reads::total 769 # Number of read requests responded to by this memory

system.mem ctrl.bw read::cpu.inst 4487567 # Total read bandwidth from this memory (bytes/s)

system.mem ctrl.bw read::cpu.data 3537872 # Total read bandwidth from this memory (bytes/s)

system.mem ctrl.bw read::total 8025439 # Total read bandwidth from this memory (bytes/s)

system.mem_ctrl.bw_inst_read::cpu.inst 4487567 # Instruction read bandwidth from this memory (bytes/s)

```
system.mem ctrl.bw inst read::total 4487567 # Instruction read bandwidth from this memory (bytes/s)
system.mem ctrl.bw total::cpu.inst 4487567 # Total bandwidth to/from this memory (bytes/s)
system.mem ctrl.bw total::cpu.data 3537872 # Total bandwidth to/from this memory (bytes/s)
system.mem ctrl.bw total::total 8025439 # Total bandwidth to/from this memory (bytes/s)
system.mem ctrl.readReqs 769 # Number of read requests accepted
system.mem ctrl.writeReqs 0 # Number of write requests accepted
system.mem ctrl.readBursts 769 # Number of DRAM read bursts, including those serviced by the write
queue
system.mem ctrl.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.mem ctrl.bytesReadDRAM 49216 # Total number of bytes read from DRAM
system.mem ctrl.bytesReadWrQ 0 # Total number of bytes read from write queue
system.mem ctrl.bytesWritten 0 # Total number of bytes written to DRAM
system.mem ctrl.bytesReadSys 49216 # Total read bytes from the system interface side
system.mem ctrl.bytesWrittenSys 0 # Total written bytes from the system interface side
system.mem ctrl.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.mem ctrl.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.mem ctrl.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.mem ctrl.perBankRdBursts::0 73 # Per bank write bursts
system.mem ctrl.perBankRdBursts::1 120 # Per bank write bursts
system.mem ctrl.perBankRdBursts::2 73 # Per bank write bursts
system.mem ctrl.perBankRdBursts::3 60 # Per bank write bursts
system.mem ctrl.perBankRdBursts::4 65 # Per bank write bursts
system.mem ctrl.perBankRdBursts::5 36 # Per bank write bursts
system.mem ctrl.perBankRdBursts::6 139 # Per bank write bursts
system.mem ctrl.perBankRdBursts::7 43 # Per bank write bursts
system.mem ctrl.perBankRdBursts::8 13 # Per bank write bursts
system.mem ctrl.perBankRdBursts::9 33 # Per bank write bursts
system.mem ctrl.perBankRdBursts::10 35 # Per bank write bursts
system.mem ctrl.perBankRdBursts::11 14 # Per bank write bursts
system.mem ctrl.perBankRdBursts::12 31 # Per bank write bursts
system.mem ctrl.perBankRdBursts::13 27 # Per bank write bursts
system.mem ctrl.perBankRdBursts::14 5 # Per bank write bursts
system.mem ctrl.perBankRdBursts::15 2 # Per bank write bursts
system.mem ctrl.perBankWrBursts::0 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::1 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::2 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::3 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::4 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::5 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::6 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::7 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::8 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::9 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::10 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::11 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::12 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::13 0 # Per bank write bursts
system.mem ctrl.perBankWrBursts::14 0 # Per bank write bursts
```

```
system.mem ctrl.perBankWrBursts::15 0 # Per bank write bursts
system.mem ctrl.numRdRetry 0 # Number of times read queue was full causing retry
system.mem ctrl.numWrRetry 0 # Number of times write queue was full causing retry
system.mem ctrl.totGap 6132423500 # Total gap between requests
system.mem ctrl.readPktSize::0 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::1 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::2 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::3 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::4 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::5 0 # Read request sizes (log2)
system.mem ctrl.readPktSize::6 769 # Read request sizes (log2)
system.mem ctrl.writePktSize::0 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::1 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::2 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::3 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::4 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::5 0 # Write request sizes (log2)
system.mem ctrl.writePktSize::6 0 # Write request sizes (log2)
system.mem ctrl.rdQLenPdf::0 571 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::1 155 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::2 35 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::3 8 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.mem ctrl.rdQLenPdf::29 0 # What read queue length does an incoming req see
```

system.mem ctrl.rdQLenPdf::30 0 # What read queue length does an incoming req see system.mem ctrl.rdQLenPdf::31 0 # What read queue length does an incoming req see system.mem ctrl.wrQLenPdf::0 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::1 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::2 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::3 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::4 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::5 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::6 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::7 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::8 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::9 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::10 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::11 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::12 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::13 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::14 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::15 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::16 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::17 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::18 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::19 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::20 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::21 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::22 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::23 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::24 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::25 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::26 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::27 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::28 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::29 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::30 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::31 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::32 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::33 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::34 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::35 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::36 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::37 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::38 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::39 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::40 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::41 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::42 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::43 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::44 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::45 0 # What write queue length does an incoming req see

system.mem ctrl.wrQLenPdf::46 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::47 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::48 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::49 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::50 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::51 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::52 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::53 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::54 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::55 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::56 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::57 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::58 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::59 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::60 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::61 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::62 0 # What write queue length does an incoming req see system.mem ctrl.wrQLenPdf::63 0 # What write queue length does an incoming req see system.mem ctrl.bytesPerActivate::samples 238 # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::mean 198.453782 # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::gmean 118.362600 # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::stdev 256.390582 # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::0-127 146 61.34% 61.34% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::128-255 36 15.13% 76.47% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::256-383 15 6.30% 82.77% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::384-511 13 5.46% 88.24% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::512-639 7 2.94% 91.18% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::640-767 5 2.10% 93.28% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::896-1023 5 2.10% 95.38% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::1024-1151 11 4.62% 100.00% # Bytes accessed per row activation system.mem ctrl.bytesPerActivate::total 238 # Bytes accessed per row activation system.mem ctrl.totQLat 7807250 # Total ticks spent queuing system.mem ctrl.totMemAccLat 22226000 # Total ticks spent from burst creation until serviced by the **DRAM**

system.mem_ctrl.totBusLat 3845000 # Total ticks spent in databus transfers system.mem_ctrl.avgQLat 10152.47 # Average queueing delay per DRAM burst system.mem_ctrl.avgBusLat 5000.00 # Average bus latency per DRAM burst system.mem_ctrl.avgMemAccLat 28902.47 # Average memory access latency per DRAM burst system.mem_ctrl.avgRdBW 8.03 # Average DRAM read bandwidth in MiByte/s system.mem_ctrl.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.mem_ctrl.avgRdBWSys 8.03 # Average system read bandwidth in MiByte/s system.mem_ctrl.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.mem_ctrl.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.mem_ctrl.busUtil 0.06 # Data bus utilization in percentage system.mem_ctrl.busUtilRead 0.06 # Data bus utilization in percentage for reads system.mem_ctrl.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.mem_ctrl.avgRdQLen 1.00 # Average read queue length when enqueuing system.mem_ctrl.avgWrQLen 0.00 # Average write queue length when enqueuing

```
system.mem_ctrl.readRowHits 523 # Number of row buffer hits during reads
system.mem ctrl.writeRowHits 0 # Number of row buffer hits during writes
system.mem ctrl.readRowHitRate 68.01 # Row buffer hit rate for reads
system.mem ctrl.writeRowHitRate nan # Row buffer hit rate for writes
system.mem ctrl.avgGap 7974542.91 # Average gap between requests
system.mem ctrl.pageHitRate 68.01 # Row buffer hit rate, read and write combined
system.mem ctrl 0.actEnergy 1375920 # Energy for activate commands per rank (pJ)
system.mem ctrl 0.preEnergy 750750 # Energy for precharge commands per rank (pJ)
system.mem ctrl 0.readEnergy 4290000 # Energy for read commands per rank (pJ)
system.mem ctrl 0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.mem ctrl 0.refreshEnergy 400236720 # Energy for refresh commands per rank (pJ)
system.mem ctrl 0.actBackEnergy 440361765 # Energy for active background per rank (pJ)
system.mem ctrl 0.preBackEnergy 3290532750 # Energy for precharge background per rank (pJ)
system.mem ctrl 0.totalEnergy 4137547905 # Total energy per rank (pJ)
system.mem ctrl 0.averagePower 675.184567 # Core power per rank (mW)
system.mem ctrl 0.memoryStateTime::IDLE 5471924250 # Time in different power states
system.mem ctrl 0.memoryStateTime::REF 204620000 # Time in different power states
system.mem ctrl 0.memoryStateTime::PRE PDN 0 # Time in different power states
system.mem ctrl 0.memoryStateTime::ACT 451584250 # Time in different power states
system.mem ctrl 0.memoryStateTime::ACT PDN 0 # Time in different power states
system.mem ctrl 1.actEnergy 340200 # Energy for activate commands per rank (pJ)
system.mem ctrl 1.preEnergy 185625 # Energy for precharge commands per rank (pJ)
system.mem ctrl 1.readEnergy 1138800 # Energy for read commands per rank (pJ)
system.mem ctrl 1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.mem ctrl 1.refreshEnergy 400236720 # Energy for refresh commands per rank (pJ)
system.mem ctrl 1.actBackEnergy 157438845 # Energy for active background per rank (pJ)
system.mem ctrl 1.preBackEnergy 3538710750 # Energy for precharge background per rank (pJ)
system.mem ctrl 1.totalEnergy 4098050940 # Total energy per rank (pJ)
system.mem ctrl 1.averagePower 668.739266 # Core power per rank (mW)
system.mem ctrl 1.memoryStateTime::IDLE 5888379250 # Time in different power states
system.mem ctrl 1.memoryStateTime::REF 204620000 # Time in different power states
system.mem ctrl 1.memoryStateTime::PRE PDN 0 # Time in different power states
system.mem ctrl 1.memoryStateTime::ACT 36555750 # Time in different power states
system.mem ctrl 1.memoryStateTime::ACT PDN 0 # Time in different power states
system.cpu.branchPred.lookups 1319658 # Number of BP lookups
system.cpu.branchPred.condPredicted 1319658 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 12905 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 1265879 # Number of BTB lookups
system.cpu.branchPred.BTBHits 1178163 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 93.070744 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 25715 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 125 # Number of incorrect RAS predictions.
system.cpu.apic clk domain.clock 8000 # Clock period in ticks
system.cpu.workload.num syscalls 14 # Number of system calls
system.cpu.numCycles 12265000 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
```

```
system.cpu.fetch.icacheStallCycles 4852490 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 10689965 # Number of instructions fetch has processed
system.cpu.fetch.Branches 1319658 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 1203878 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 7359357 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 26047 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 40 # Number of cycles fetch has spent waiting on interrupts, or bad
addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 639 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 13 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines 3084804 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 5456 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 12225562 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.441397 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.365443 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 5008809 40.97% 40.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1692490 13.84% 54.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 643393 5.26% 60.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4880870 39.92% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 12225562 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.107595 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.871583 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 4764425 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 341806 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 6969960 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 136348 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 13023 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 17528424 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 39888 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 13023 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 4856659 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 184050 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 795 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 7003896 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 167139 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 17479893 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 22612 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 114801 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 4018 # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents 10655 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 24544200 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 50274037 # Number of register rename lookups that rename has made
system.cpu.rename.int rename lookups 28494708 # Number of integer rename lookups
system.cpu.rename.fp rename lookups 156472 # Number of floating rename lookups
```

```
system.cpu.rename.CommittedMaps 24153165 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 391035 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 25 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 24 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 290416 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 4919060 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 744843 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1272751 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 19748 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 17462951 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 63 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 17357214 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 5178 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 272198 # Number of squashed instructions iterated over during
squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 471575 # Number of squashed operands that are examined and
possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 48 # Number of squashed non-spec instructions that were
removed
system.cpu.iq.issued per cycle::samples 12225562 # Number of insts issued each cycle
system.cpu.iq.issued per cycle::mean 1.419748 # Number of insts issued each cycle
system.cpu.iq.issued per cycle::stdev 0.966763 # Number of insts issued each cycle
system.cpu.iq.issued per cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::0 2337448 19.12% 19.12% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::1 4184781 34.23% 53.35% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::2 4058713 33.20% 86.55% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::3 1523473 12.46% 99.01% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::4 121147 0.99% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued per cycle::min value 0 # Number of insts issued each cycle
system.cpu.iq.issued per cycle::max value 4 # Number of insts issued each cycle
system.cpu.iq.issued per cycle::total 12225562 # Number of insts issued each cycle
system.cpu.iq.fu full::No OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu full::IntAlu 1204740 33.88% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::IntMult 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::IntDiv 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatAdd 14 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatCmp 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatCvt 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatMult 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatDiv 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::FloatSqrt 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::SimdAdd 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::SimdAddAcc 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::SimdAlu 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::SimdCmp 0 0.00% 33.88% # attempts to use FU when none available
system.cpu.iq.fu full::SimdCvt 0 0.00% 33.88% # attempts to use FU when none available
```

system.cpu.iq.fu full::SimdMisc 0 0.00% 33.88% # attempts to use FU when none available

system.cpu.iq.fu full::SimdMult 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdMultAcc 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdShift 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdShiftAcc 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdSqrt 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatAdd 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatAlu 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatCmp 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatCvt 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatDiv 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatMisc 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatMult 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatMultAcc 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::SimdFloatSqrt 0 0.00% 33.88% # attempts to use FU when none available system.cpu.iq.fu full::MemRead 2308333 64.92% 98.80% # attempts to use FU when none available system.cpu.iq.fu full::MemWrite 42644 1.20% 100.00% # attempts to use FU when none available system.cpu.iq.fu full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU type 0::No OpClass 14211 0.08% 0.08% # Type of FU issued system.cpu.iq.FU type 0::IntAlu 11619222 66.94% 67.02% # Type of FU issued system.cpu.iq.FU type 0::IntMult 10674 0.06% 67.09% # Type of FU issued system.cpu.iq.FU type 0::IntDiv 28 0.00% 67.09% # Type of FU issued system.cpu.iq.FU type 0::FloatAdd 72188 0.42% 67.50% # Type of FU issued system.cpu.iq.FU type 0::FloatCmp 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::FloatCvt 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::FloatMult 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::FloatDiv 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::FloatSqrt 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdAdd 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdAddAcc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdAlu 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdCvt 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdMisc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdMult 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdMultAcc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdShift 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdShiftAcc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdSqrt 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatAdd 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatAlu 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatCmp 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatCvt 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatDiv 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatMisc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatMult 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatMultAcc 0 0.00% 67.50% # Type of FU issued system.cpu.iq.FU type 0::SimdFloatSqrt 0 0.00% 67.50% # Type of FU issued

```
system.cpu.iq.FU_type_0::MemRead 4900492 28.23% 95.73% # Type of FU issued
system.cpu.iq.FU type 0::MemWrite 740399 4.27% 100.00% # Type of FU issued
system.cpu.iq.FU type 0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU type 0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU type 0::total 17357214 # Type of FU issued
system.cpu.iq.rate 1.415183 # Inst issue rate
system.cpu.iq.fu busy cnt 3555731 # FU busy when requested
system.cpu.iq.fu busy rate 0.204856 # FU busy rate (busy events/executed inst)
system.cpu.iq.int inst queue reads 50312329 # Number of integer instruction queue reads
system.cpu.iq.int inst queue writes 17642885 # Number of integer instruction queue writes
system.cpu.iq.int inst queue wakeup accesses 17229105 # Number of integer instruction queue wakeup
system.cpu.iq.fp inst queue reads 188570 # Number of floating instruction queue reads
system.cpu.iq.fp inst queue writes 92407 # Number of floating instruction queue writes
system.cpu.iq.fp inst queue wakeup accesses 92237 # Number of floating instruction queue wakeup
accesses
system.cpu.iq.int alu accesses 20802425 # Number of integer alu accesses
system.cpu.iq.fp alu accesses 96309 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1343786 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsg.thread0.squashedLoads 79564 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 6 # Number of memory responses ignored because the
instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 81 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 15401 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid
address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 5 # Number of times an access to memory failed due to the cache
being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 13023 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 59898 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 4144 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 17463014 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 4919060 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 744843 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 24 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4136 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 81 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 6956 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 6026 # Number of branches that were predicted not taken
incorrectly
system.cpu.iew.branchMispredicts 12982 # Number of branch mispredicts detected at execute
```

system.cpu.iew.iewExecutedInsts 17339394 # Number of executed instructions

```
system.cpu.iew.iewExecLoadInsts 4891736 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 17820 # Number of squashed instructions skipped in execute
system.cpu.iew.exec swp 0 # number of swp insts executed
system.cpu.iew.exec nop 0 # number of nop insts executed
system.cpu.iew.exec refs 5629588 # number of memory reference insts executed
system.cpu.iew.exec branches 1288012 # Number of branches executed
system.cpu.iew.exec stores 737852 # Number of stores executed
system.cpu.iew.exec rate 1.413730 # Inst execution rate
system.cpu.iew.wb sent 17329164 # cumulative count of insts sent to commit
system.cpu.iew.wb count 17321342 # cumulative count of insts written-back
system.cpu.iew.wb producers 14882168 # num instructions producing a value
system.cpu.iew.wb consumers 22967722 # num instructions consuming a value
system.cpu.iew.wb penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb rate 1.412258 # insts written-back per cycle
system.cpu.iew.wb fanout 0.647960 # average fanout of values written-back
system.cpu.iew.wb penalized rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 252853 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 15 # The number of times commit has been forced to stall to
communicate backwards
system.cpu.commit.branchMispredicts 12945 # The number of times a branch was mispredicted
system.cpu.commit.committed per cycle::samples 12156843 # Number of insts committed each cycle
system.cpu.commit.committed per cycle::mean 1.414086 # Number of insts committed each cycle
system.cpu.commit.committed per cycle::stdev 1.522430 # Number of insts committed each cycle
system.cpu.commit.committed per cycle::underflows 0 0.00% 0.00% # Number of insts committed each
cycle
system.cpu.commit.committed per cycle::0 5112180 42.05% 42.05% # Number of insts committed each
system.cpu.commit.committed per cycle::1 2315997 19.05% 61.10% # Number of insts committed each
system.cpu.commit.committed per cycle::2 1395288 11.48% 72.58% # Number of insts committed each
cycle
system.cpu.commit.committed per cycle::3 1249269 10.28% 82.86% # Number of insts committed each
system.cpu.commit.committed per cycle::4 2084109 17.14% 100.00% # Number of insts committed each
system.cpu.commit.committed per cycle::overflows 0 0.00% 100.00% # Number of insts committed each
system.cpu.commit.committed per cycle::min value 0 # Number of insts commited each cycle
system.cpu.commit.committed per cycle::max value 4 # Number of insts committed each cycle
system.cpu.commit.committed per cycle::total 12156843 # Number of insts committed each cycle
system.cpu.commit.committedInsts 10439463 # Number of instructions committed
system.cpu.commit.committedOps 17190816 # Number of ops (including micro ops) committed
system.cpu.commit.swp count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 5568938 # Number of memory references committed
system.cpu.commit.loads 4839496 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches | 1284821 # Number of branches committed
system.cpu.commit.fp insts 92163 # Number of committed floating point instructions.
```

14/12/2017 18:58

```
system.cpu.commit.int insts 17108657 # Number of committed integer instructions.
system.cpu.commit.function calls 23134 # Number of function calls committed.
system.cpu.commit.op class 0::No OpClass 14059 0.08% 0.08% # Class of committed instruction
system.cpu.commit.op class 0::IntAlu 11524992 67.04% 67.12% # Class of committed instruction
system.cpu.commit.op class 0::IntMult 10673 0.06% 67.19% # Class of committed instruction
system.cpu.commit.op class 0::IntDiv 28 0.00% 67.19% # Class of committed instruction
system.cpu.commit.op class 0::FloatAdd 72126 0.42% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::FloatCmp 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::FloatCvt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::FloatMult 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::FloatDiv 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::FloatSqrt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdAdd 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdAddAcc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdAlu 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdCmp 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdCvt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdMisc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdMult 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdMultAcc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdShift 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdShiftAcc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdSqrt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatAdd 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatAlu 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatCmp 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatCvt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatDiv 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatMisc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatMult 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatMultAcc 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::SimdFloatSqrt 0 0.00% 67.61% # Class of committed instruction
system.cpu.commit.op class 0::MemRead 4839496 28.15% 95.76% # Class of committed instruction
system.cpu.commit.op class 0::MemWrite 729442 4.24% 100.00% # Class of committed instruction
system.cpu.commit.op class 0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op class 0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op class 0::total 17190816 # Class of committed instruction
system.cpu.commit.bw lim events 2084109 # number cycles where commit BW limit reached
system.cpu.rob.rob reads 27516403 # The number of ROB reads
system.cpu.rob.rob writes 34956073 # The number of ROB writes
system.cpu.timesIdled 4360 # Number of times that the entire CPU went into an idle state and unscheduled
itself
system.cpu.idleCycles 39438 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 10439463 # Number of Instructions Simulated
system.cpu.committedOps 17190816 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.174869 # CPI: Cycles Per Instruction
system.cpu.cpi total 1.174869 # CPI: Total CPI of All Threads
```

system.cpu.ipc 0.851159 # IPC: Instructions Per Cycle

system.cpu.ipc total 0.851159 # IPC: Total IPC of All Threads system.cpu.int regfile reads 28223853 # number of integer regfile reads system.cpu.int regfile writes 15223551 # number of integer regfile writes system.cpu.fp regfile reads 156397 # number of floating regfile reads system.cpu.fp regfile writes 76193 # number of floating regfile writes system.cpu.cc regfile reads 13219939 # number of cc regfile reads system.cpu.cc regfile writes 9014018 # number of cc regfile writes system.cpu.misc regfile reads 8206610 # number of misc regfile reads system.cpu.misc regfile writes 1 # number of misc regfile writes system.cpu.dcache.tags.replacements 1009 # number of replacements system.cpu.dcache.tags.tagsinuse 63.956528 # Cycle average of tags in use system.cpu.dcache.tags.total refs 4275861 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled refs 1073 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg refs 3984.958993 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup cycle 11016250 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ blocks::cpu.data 63.956528 # Average occupied blocks per requestor system.cpu.dcache.tags.occ percent::cpu.data 0.999321 # Average percentage of cache occupancy system.cpu.dcache.tags.occ percent::total 0.999321 # Average percentage of cache occupancy system.cpu.dcache.tags.occ task id blocks::1024 64 # Occupied blocks per task id system.cpu.dcache.tags.age task id blocks 1024::0 37 # Occupied blocks per task id system.cpu.dcache.tags.age task id blocks 1024::15 # Occupied blocks per task id system.cpu.dcache.tags.age task id blocks 1024::2 21 # Occupied blocks per task id system.cpu.dcache.tags.age task id blocks 1024::3 1 # Occupied blocks per task id system.cpu.dcache.tags.occ task id percent::1024 1 # Percentage of cache occupancy per task id system.cpu.dcache.tags.tag accesses 34219921 # Number of tag accesses system.cpu.dcache.tags.data accesses 34219921 # Number of data accesses system.cpu.dcache.ReadReq hits::cpu.data 3546842 # number of ReadReq hits system.cpu.dcache.ReadReq hits::total 3546842 # number of ReadReq hits system.cpu.dcache.WriteReq hits::cpu.data 729019 # number of WriteReq hits system.cpu.dcache.WriteReq hits::total 729019 # number of WriteReq hits system.cpu.dcache.demand hits::cpu.data 4275861 # number of demand (read+write) hits system.cpu.dcache.demand hits::total 4275861 # number of demand (read+write) hits system.cpu.dcache.overall hits::cpu.data 4275861 # number of overall hits system.cpu.dcache.overall hits::total 4275861 # number of overall hits system.cpu.dcache.ReadReq misses::cpu.data 1072 # number of ReadReq misses system.cpu.dcache.ReadReq misses::total 1072 # number of ReadReq misses system.cpu.dcache.WriteReq misses::cpu.data 423 # number of WriteReq misses system.cpu.dcache.WriteReq misses::total 423 # number of WriteReq misses system.cpu.dcache.demand misses::cpu.data 1495 # number of demand (read+write) misses system.cpu.dcache.demand misses::total 1495 # number of demand (read+write) misses system.cpu.dcache.overall misses::cpu.data 1495 # number of overall misses system.cpu.dcache.overall misses::total 1495 # number of overall misses system.cpu.dcache.ReadReq miss latency::cpu.data 22283750 # number of ReadReq miss cycles system.cpu.dcache.ReadReq miss latency::total 22283750 # number of ReadReq miss cycles system.cpu.dcache.WriteReq miss latency::cpu.data 21359250 # number of WriteReq miss cycles system.cpu.dcache.WriteReq miss latency::total 21359250 # number of WriteReq miss cycles system.cpu.dcache.demand miss latency::cpu.data 43643000 # number of demand (read+write) miss cycles system.cpu.dcache.demand miss latency::total 43643000 # number of demand (read+write) miss cycles

```
system.cpu.dcache.overall miss latency::cpu.data 43643000 # number of overall miss cycles
system.cpu.dcache.overall miss latency::total 43643000 # number of overall miss cycles
system.cpu.dcache.ReadReq accesses::cpu.data 3547914 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReg accesses::total 3547914 # number of ReadReg accesses(hits+misses)
system.cpu.dcache.WriteReq accesses::cpu.data 729442 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq accesses::total 729442 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand accesses::cpu.data 4277356 # number of demand (read+write) accesses
system.cpu.dcache.demand accesses::total 4277356 # number of demand (read+write) accesses
system.cpu.dcache.overall accesses::cpu.data 4277356 # number of overall (read+write) accesses
system.cpu.dcache.overall accesses::total 4277356 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq miss rate::cpu.data 0.000302 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq miss rate::total 0.000302 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq miss rate::cpu.data 0.000580 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq miss rate::total 0.000580 # miss rate for WriteReq accesses
system.cpu.dcache.demand miss rate::cpu.data 0.000350 # miss rate for demand accesses
system.cpu.dcache.demand miss rate::total 0.000350 # miss rate for demand accesses
system.cpu.dcache.overall miss rate::cpu.data 0.000350 # miss rate for overall accesses
system.cpu.dcache.overall miss rate::total 0.000350 # miss rate for overall accesses
system.cpu.dcache.ReadReq avg miss latency::cpu.data 20787.080224 # average ReadReq miss latency
system.cpu.dcache.ReadReq avg miss latency::total 20787.080224 # average ReadReq miss latency
system.cpu.dcache.WriteReq avg miss latency::cpu.data 50494.680851 # average WriteReq miss latency
system.cpu.dcache.WriteReq avg miss latency::total 50494.680851 # average WriteReq miss latency
system.cpu.dcache.demand avg miss latency::cpu.data 29192.642140 # average overall miss latency
system.cpu.dcache.demand avg miss latency::total 29192.642140 # average overall miss latency
system.cpu.dcache.overall avg miss latency::cpu.data 29192.642140 # average overall miss latency
system.cpu.dcache.overall avg miss latency::total 29192.642140 # average overall miss latency
system.cpu.dcache.blocked cycles::no mshrs 212 # number of cycles access was blocked
system.cpu.dcache.blocked cycles::no targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no mshrs 5 # number of cycles access was blocked
system.cpu.dcache.blocked::no targets 0 # number of cycles access was blocked
system.cpu.dcache.avg blocked cycles::no mshrs 42.400000 # average number of cycles each access was
blocked
system.cpu.dcache.avg blocked cycles::no targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast writes 0 # number of fast writes performed
system.cpu.dcache.cache copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 935 # number of writebacks
system.cpu.dcache.writebacks::total 935 # number of writebacks
system.cpu.dcache.ReadReq mshr hits::cpu.data 419 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq mshr hits::total 419 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq mshr hits::cpu.data 3 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq mshr hits::total 3 # number of WriteReq MSHR hits
system.cpu.dcache.demand mshr hits::cpu.data 422 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand mshr hits::total 422 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall mshr hits::cpu.data 422 # number of overall MSHR hits
system.cpu.dcache.overall mshr hits::total 422 # number of overall MSHR hits
system.cpu.dcache.ReadReq mshr misses::cpu.data 653 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq mshr misses::total 653 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq mshr misses::cpu.data 420 # number of WriteReq MSHR misses
```

```
system.cpu.dcache.WriteReq_mshr_misses::total 420 # number of WriteReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 1073 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 1073 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1073 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1073 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 14539750 # number of ReadReq MSHR miss cycles
```

system.cpu.dcache.ReadReq_mshr_miss_latency::total 14539750 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 20600750 # number of WriteReq MSHR miss cycles

system.cpu.dcache.WriteReq_mshr_miss_latency::total 20600750 # number of WriteReq MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency::cpu.data 35140500 # number of demand (read+write) MSHR miss cycles

system.cpu.dcache.demand_mshr_miss_latency::total 35140500 # number of demand (read+write) MSHR miss cycles

system.cpu.dcache.overall_mshr_miss_latency::cpu.data 35140500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 35140500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000184 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000184 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000576 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000576 # mshr miss rate for WriteReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000251 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000251 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000251 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000251 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000251 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000251 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22266.079632 # average ReadReq mshr miss latency

system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22266.079632 # average ReadReq mshr miss latency

system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49049.404762 # average WriteReq mshr miss latency

system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49049.404762 # average WriteReq mshr miss latency

system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32749.767008 # average overall mshr miss latency

system.cpu.dcache.demand_avg_mshr_miss_latency::total 32749.767008 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32749.767008 # average overall mshr miss latency

 $system.cpu.dcache.overall_avg_mshr_miss_latency:: total~32749.767008~\#~average~overall~mshr~miss~latency~system.cpu.dcache.no_allocate_misses~0~\#~Number~of~misses~that~were~no-allocate$

system.cpu.icache.tags.replacements 68651 # number of replacements

system.cpu.icache.tags.tagsinuse 63.958763 # Cycle average of tags in use

system.cpu.icache.tags.total refs 3015339 # Total number of references to valid blocks.

system.cpu.icache.tags.sampled refs 68715 # Sample count of references to valid blocks.

system.cpu.icache.tags.avg_refs 43.881816 # Average number of references to valid blocks.

system.cpu.icache.tags.warmup_cycle 13671750 # Cycle when the warmup percentage was hit. system.cpu.icache.tags.occ blocks::cpu.inst 63.958763 # Average occupied blocks per requestor

system.cpu.icache.tags.occ_percent::cpu.inst 0.999356 # Average percentage of cache occupancy

```
system.cpu.icache.tags.occ percent::total 0.999356 # Average percentage of cache occupancy
system.cpu.icache.tags.occ task id blocks::1024 64 # Occupied blocks per task id
system.cpu.icache.tags.age task id blocks 1024::0 60 # Occupied blocks per task id
system.cpu.icache.tags.age task id blocks 1024::2 2 # Occupied blocks per task id
system.cpu.icache.tags.age task id blocks 1024::3 2 # Occupied blocks per task id
system.cpu.icache.tags.occ task id percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag accesses 6238323 # Number of tag accesses
system.cpu.icache.tags.data accesses 6238323 # Number of data accesses
system.cpu.icache.ReadReq hits::cpu.inst 3015339 # number of ReadReq hits
system.cpu.icache.ReadReq hits::total 3015339 # number of ReadReq hits
system.cpu.icache.demand hits::cpu.inst 3015339 # number of demand (read+write) hits
system.cpu.icache.demand hits::total 3015339 # number of demand (read+write) hits
system.cpu.icache.overall hits::cpu.inst 3015339 # number of overall hits
system.cpu.icache.overall hits::total 3015339 # number of overall hits
system.cpu.icache.ReadReq misses::cpu.inst 69465 # number of ReadReq misses
system.cpu.icache.ReadReq misses::total 69465 # number of ReadReq misses
system.cpu.icache.demand misses::cpu.inst 69465 # number of demand (read+write) misses
system.cpu.icache.demand misses::total 69465 # number of demand (read+write) misses
system.cpu.icache.overall misses::cpu.inst 69465 # number of overall misses
system.cpu.icache.overall misses::total 69465 # number of overall misses
system.cpu.icache.ReadReq miss latency::cpu.inst 993692000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq miss latency::total 993692000 # number of ReadReq miss cycles
system.cpu.icache.demand miss latency::cpu.inst 993692000 # number of demand (read+write) miss cycles
system.cpu.icache.demand miss latency::total 993692000 # number of demand (read+write) miss cycles
system.cpu.icache.overall miss latency::cpu.inst 993692000 # number of overall miss cycles
system.cpu.icache.overall miss latency::total 993692000 # number of overall miss cycles
system.cpu.icache.ReadReq accesses::cpu.inst 3084804 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq accesses::total 3084804 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand accesses::cpu.inst 3084804 # number of demand (read+write) accesses
system.cpu.icache.demand accesses::total 3084804 # number of demand (read+write) accesses
system.cpu.icache.overall accesses::cpu.inst 3084804 # number of overall (read+write) accesses
system.cpu.icache.overall accesses::total 3084804 # number of overall (read+write) accesses
system.cpu.icache.ReadReq miss rate::cpu.inst 0.022518 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq miss rate::total 0.022518 # miss rate for ReadReq accesses
system.cpu.icache.demand miss rate::cpu.inst 0.022518 # miss rate for demand accesses
system.cpu.icache.demand miss rate::total 0.022518 # miss rate for demand accesses
system.cpu.icache.overall miss rate::cpu.inst 0.022518 # miss rate for overall accesses
system.cpu.icache.overall miss rate::total 0.022518 # miss rate for overall accesses
system.cpu.icache.ReadReq avg miss latency::cpu.inst 14304.930541 # average ReadReq miss latency
system.cpu.icache.ReadReq avg miss latency::total 14304.930541 # average ReadReq miss latency
system.cpu.icache.demand avg miss latency::cpu.inst 14304.930541 # average overall miss latency
system.cpu.icache.demand avg miss latency::total 14304.930541 # average overall miss latency
system.cpu.icache.overall avg miss latency::cpu.inst 14304.930541 # average overall miss latency
system.cpu.icache.overall avg miss latency::total 14304.930541 # average overall miss latency
system.cpu.icache.blocked cycles::no mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked cycles::no targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no targets 0 # number of cycles access was blocked
```

```
system.cpu.icache.avg blocked cycles::no mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg blocked cycles::no targets nan # average number of cycles each access was blocked
system.cpu.icache.fast writes 0 # number of fast writes performed
system.cpu.icache.cache copies 0 # number of cache copies performed
system.cpu.icache.ReadReq mshr hits::cpu.inst 749 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq mshr hits::total 749 # number of ReadReq MSHR hits
system.cpu.icache.demand mshr hits::cpu.inst 749 # number of demand (read+write) MSHR hits
system.cpu.icache.demand mshr hits::total 749 # number of demand (read+write) MSHR hits
system.cpu.icache.overall mshr hits::cpu.inst 749 # number of overall MSHR hits
system.cpu.icache.overall mshr hits::total 749 # number of overall MSHR hits
system.cpu.icache.ReadReq mshr misses::cpu.inst 68716 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq mshr misses::total 68716 # number of ReadReq MSHR misses
system.cpu.icache.demand mshr misses::cpu.inst 68716 # number of demand (read+write) MSHR misses
system.cpu.icache.demand mshr misses::total 68716 # number of demand (read+write) MSHR misses
system.cpu.icache.overall mshr misses::cpu.inst 68716 # number of overall MSHR misses
system.cpu.icache.overall mshr misses::total 68716 # number of overall MSHR misses
system.cpu.icache.ReadReq mshr miss latency::cpu.inst 882769250 # number of ReadReq MSHR miss
cycles
system.cpu.icache.ReadReq mshr miss latency::total 882769250 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand mshr miss latency::cpu.inst 882769250 # number of demand (read+write)
MSHR miss cycles
system.cpu.icache.demand mshr miss latency::total 882769250 # number of demand (read+write) MSHR
system.cpu.icache.overall mshr miss latency::cpu.inst 882769250 # number of overall MSHR miss cycles
system.cpu.icache.overall mshr miss latency::total 882769250 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq mshr miss rate::cpu.inst 0.022276 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq mshr miss rate::total 0.022276 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand mshr miss rate::cpu.inst 0.022276 # mshr miss rate for demand accesses
system.cpu.icache.demand mshr miss rate::total 0.022276 # mshr miss rate for demand accesses
system.cpu.icache.overall mshr miss rate::cpu.inst 0.022276 # mshr miss rate for overall accesses
system.cpu.icache.overall mshr miss rate::total 0.022276 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq avg mshr miss latency::cpu.inst 12846.633244 # average ReadReq mshr miss
system.cpu.icache.ReadReq avg mshr miss latency::total 12846.633244 # average ReadReq mshr miss
latency
system.cpu.icache.demand avg mshr miss latency::cpu.inst 12846.633244 # average overall mshr miss
system.cpu.icache.demand avg mshr miss latency::total 12846.633244 # average overall mshr miss latency
system.cpu.icache.overall avg mshr miss latency::cpu.inst 12846.633244 # average overall mshr miss
system.cpu.icache.overall avg mshr miss latency::total 12846.633244 # average overall mshr miss latency
system.cpu.icache.no allocate misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
system.cpu.l2cache.tags.tagsinuse 675.628765 # Cycle average of tags in use
system.cpu.l2cache.tags.total refs 69523 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled refs 755 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg refs 92.083444 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup cycle 0 # Cycle when the warmup percentage was hit.
```

```
system.cpu.l2cache.tags.occ blocks::writebacks 232.150960 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ blocks::cpu.inst 365.763513 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ blocks::cpu.data 77.714291 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ percent::writebacks 0.056677 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ percent::cpu.inst 0.089298 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ percent::cpu.data 0.018973 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ percent::total 0.164948 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ task id blocks::1024 755 # Occupied blocks per task id
system.cpu.l2cache.tags.age task id blocks 1024::0 93 # Occupied blocks per task id
system.cpu.l2cache.tags.age task id blocks 1024::1 12 # Occupied blocks per task id
system.cpu.l2cache.tags.age task id blocks 1024::2 67 # Occupied blocks per task id
system.cpu.l2cache.tags.age task id blocks 1024::3 583 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.184326 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag accesses 284071 # Number of tag accesses
system.cpu.l2cache.tags.data accesses 284071 # Number of data accesses
system.cpu.l2cache.ReadReq hits::cpu.inst 68285 # number of ReadReq hits
system.cpu.l2cache.ReadReq hits::cpu.data 561 # number of ReadReq hits
system.cpu.l2cache.ReadReq hits::total 68846 # number of ReadReq hits
system.cpu.l2cache.Writeback hits::writebacks 935 # number of Writeback hits
system.cpu.l2cache.Writeback hits::total 935 # number of Writeback hits
system.cpu.l2cache.ReadExReq hits::cpu.data 173 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq hits::total 173 # number of ReadExReq hits
system.cpu.l2cache.demand hits::cpu.inst 68285 # number of demand (read+write) hits
system.cpu.12cache.demand hits::cpu.data 734 # number of demand (read+write) hits
system.cpu.l2cache.demand hits::total 69019 # number of demand (read+write) hits
system.cpu.l2cache.overall hits::cpu.inst 68285 # number of overall hits
system.cpu.l2cache.overall hits::cpu.data 734 # number of overall hits
system.cpu.l2cache.overall hits::total 69019 # number of overall hits
system.cpu.l2cache.ReadReq misses::cpu.inst 431 # number of ReadReq misses
system.cpu.l2cache.ReadReq misses::cpu.data 92 # number of ReadReq misses
system.cpu.12cache.ReadReq misses::total 523 # number of ReadReq misses
system.cpu.l2cache.ReadExReq misses::cpu.data 247 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq misses::total 247 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 431 # number of demand (read+write) misses
system.cpu.l2cache.demand misses::cpu.data 339 # number of demand (read+write) misses
system.cpu.l2cache.demand misses::total 770 # number of demand (read+write) misses
system.cpu.l2cache.overall misses::cpu.inst 431 # number of overall misses
system.cpu.l2cache.overall misses::cpu.data 339 # number of overall misses
system.cpu.l2cache.overall misses::total 770 # number of overall misses
system.cpu.12cache.ReadReq miss latency::cpu.inst 28743000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 6770250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq miss latency::total 35513250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq miss latency::cpu.data 17757750 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 17757750 # number of ReadExReq miss cycles
system.cpu.l2cache.demand miss latency::cpu.inst 28743000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand miss latency::cpu.data 24528000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand miss latency::total 53271000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall miss latency::cpu.inst 28743000 # number of overall miss cycles
```

21 de 25 14/12/2017 18:58

```
system.cpu.l2cache.overall miss latency::cpu.data 24528000 # number of overall miss cycles
system.cpu.l2cache.overall miss latency::total 53271000 # number of overall miss cycles
system.cpu.l2cache.ReadReg accesses::cpu.inst 68716 # number of ReadReg accesses(hits+misses)
system.cpu.12cache.ReadReq accesses::cpu.data 653 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq accesses::total 69369 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback accesses::writebacks 935 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback accesses::total 935 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq accesses::cpu.data 420 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq accesses::total 420 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand accesses::cpu.inst 68716 # number of demand (read+write) accesses
system.cpu.l2cache.demand accesses::cpu.data 1073 # number of demand (read+write) accesses
system.cpu.l2cache.demand accesses::total 69789 # number of demand (read+write) accesses
system.cpu.l2cache.overall accesses::cpu.inst 68716 # number of overall (read+write) accesses
system.cpu.l2cache.overall accesses::cpu.data 1073 # number of overall (read+write) accesses
system.cpu.l2cache.overall accesses::total 69789 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq miss rate::cpu.inst 0.006272 # miss rate for ReadReq accesses
system.cpu.12cache.ReadReq miss rate::cpu.data 0.140888 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq miss rate::total 0.007539 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq miss rate::cpu.data 0.588095 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq miss rate::total 0.588095 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand miss rate::cpu.inst 0.006272 # miss rate for demand accesses
system.cpu.l2cache.demand miss rate::cpu.data 0.315937 # miss rate for demand accesses
system.cpu.l2cache.demand miss rate::total 0.011033 # miss rate for demand accesses
system.cpu.l2cache.overall miss rate::cpu.inst 0.006272 # miss rate for overall accesses
system.cpu.l2cache.overall miss rate::cpu.data 0.315937 # miss rate for overall accesses
system.cpu.l2cache.overall miss rate::total 0.011033 # miss rate for overall accesses
system.cpu.l2cache.ReadReq avg miss latency::cpu.inst 66689.095128 # average ReadReq miss latency
system.cpu.l2cache.ReadReq avg miss latency::cpu.data 73589.673913 # average ReadReq miss latency
system.cpu.l2cache.ReadReq avg miss latency::total 67902.963671 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq avg miss latency::cpu.data 71893.724696 # average ReadExReq miss
latency
system.cpu.l2cache.ReadExReq avg miss latency::total 71893.724696 # average ReadExReq miss latency
system.cpu.l2cache.demand avg miss latency::cpu.inst 66689.095128 # average overall miss latency
system.cpu.l2cache.demand avg miss latency::cpu.data 72353.982301 # average overall miss latency
system.cpu.l2cache.demand avg miss latency::total 69183.116883 # average overall miss latency
system.cpu.l2cache.overall avg miss latency::cpu.inst 66689.095128 # average overall miss latency
system.cpu.l2cache.overall avg miss latency::cpu.data 72353.982301 # average overall miss latency
system.cpu.l2cache.overall avg miss latency::total 69183.116883 # average overall miss latency
system.cpu.l2cache.blocked cycles::no mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked cycles::no targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg blocked cycles::no mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg blocked cycles::no targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast writes 0 # number of fast writes performed
system.cpu.l2cache.cache copies 0 # number of cache copies performed
system.cpu.12cache.ReadReq mshr misses::cpu.inst 431 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq mshr misses::cpu.data 92 # number of ReadReq MSHR misses
```

```
system.cpu.l2cache.ReadExReq_mshr_misses::total 523 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 247 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 247 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 431 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 339 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 770 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 431 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 339 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 770 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 770 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 26408000 # number of ReadReq MSHR miss cycles
```

system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6277750 # number of ReadReq MSHR miss cycles

system.cpu.l2cache.ReadReq_mshr_miss_latency::total 32685750 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 16455250 # number of ReadExReq MSHR miss cycles

system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 16455250 # number of ReadExReq MSHR miss cycles

system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 26408000 # number of demand (read+write) MSHR miss cycles

system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22733000 # number of demand (read+write) MSHR miss cycles

system.cpu.l2cache.demand_mshr_miss_latency::total 49141000 # number of demand (read+write) MSHR miss cycles

system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 26408000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22733000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::total 49141000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.006272 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.140888 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.007539 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.588095 # mshr miss rate for ReadExReq accesses

system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.588095 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.006272 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.315937 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.011033 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.006272 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.315937 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.011033 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.011033 # mshr miss rate for overall accesses system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61271.461717 # average ReadReq mshr miss latency

system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68236.413043 # average ReadReq mshr miss latency

system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62496.653920 # average ReadReq mshr miss latency

 $system.cpu.l2 cache. Read Ex Req_avg_mshr_miss_latency:: cpu.data~66620.445344~\#~average~Read Ex Req_mshr_miss_latency: cpu.data~Read Ex Req_mshr_miss_latency: cpu.data~Read Ex Read Ex Req_mshr_miss_latency: cpu.data~Read Ex Read Ex Rea$

system.cpu.l2cache.ReadExReq avg mshr miss latency::total 66620.445344 # average ReadExReq mshr

23 de 25 14/12/2017 18:58

```
miss latency
system.cpu.l2cache.demand avg mshr miss latency::cpu.inst 61271.461717 # average overall mshr miss
latency
system.cpu.l2cache.demand avg mshr miss latency::cpu.data 67058.997050 # average overall mshr miss
latency
system.cpu.l2cache.demand avg mshr miss latency::total 63819.480519 # average overall mshr miss
latency
system.cpu.l2cache.overall avg mshr miss latency::cpu.inst 61271.461717 # average overall mshr miss
system.cpu.l2cache.overall avg mshr miss latency::cpu.data 67058.997050 # average overall mshr miss
latency
system.cpu.l2cache.overall avg mshr miss latency::total 63819.480519 # average overall mshr miss latency
system.cpu.l2cache.no allocate misses 0 # Number of misses that were no-allocate
system.12bus.trans dist::ReadReq 69369 # Transaction distribution
system.12bus.trans dist::ReadResp 69368 # Transaction distribution
system.l2bus.trans dist::Writeback 935 # Transaction distribution
system.12bus.trans dist::ReadExReq 420 # Transaction distribution
system.12bus.trans dist::ReadExResp 420 # Transaction distribution
system.12bus.pkt count system.cpu.icache.mem side::system.cpu.12cache.cpu side 137431 # Packet count
per connected master and slave (bytes)
system.l2bus.pkt count system.cpu.dcache.mem side::system.cpu.l2cache.cpu side 3081 # Packet count per
connected master and slave (bytes)
system.l2bus.pkt count::total 140512 # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4397760 # Cumulative
packet size per connected master and slave (bytes)
system.l2bus.pkt size system.cpu.dcache.mem side::system.cpu.l2cache.cpu side 128512 # Cumulative
packet size per connected master and slave (bytes)
system.12bus.pkt size::total 4526272 # Cumulative packet size per connected master and slave (bytes)
system.12bus.snoops 0 # Total snoops (count)
system.12bus.snoop fanout::samples 70724 # Request fanout histogram
system.12bus.snoop fanout::mean 1 # Request fanout histogram
system.12bus.snoop fanout::stdev 0 # Request fanout histogram
system.12bus.snoop fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.12bus.snoop fanout::0 0 0.00% 0.00% # Request fanout histogram
system.12bus.snoop fanout::1 70724 100.00% 100.00% # Request fanout histogram
system.12bus.snoop fanout::2 0 0.00% 100.00% # Request fanout histogram
system.12bus.snoop fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.12bus.snoop fanout::min value 1 # Request fanout histogram
system.12bus.snoop fanout::max value 1 # Request fanout histogram
system.l2bus.snoop fanout::total 70724 # Request fanout histogram
system.12bus.reqLayer0.occupancy 37232000 # Layer occupancy (ticks)
system.12bus.regLayer0.utilization 0.6 # Layer utilization (%)
system.12bus.respLayer0.occupancy 171879750 # Layer occupancy (ticks)
system.12bus.respLayer0.utilization 2.8 # Layer utilization (%)
system.12bus.respLayer1.occupancy 2732500 # Layer occupancy (ticks)
system.12bus.respLayer1.utilization 0.0 # Layer utilization (%)
```

system.membus.trans_dist::ReadReq 522 # Transaction distribution system.membus.trans dist::ReadResp 522 # Transaction distribution

```
system.membus.trans dist::ReadExReq 247 # Transaction distribution
system.membus.trans dist::ReadExResp 247 # Transaction distribution
system.membus.pkt count system.cpu.l2cache.mem side::system.mem ctrl.port 1538 # Packet count per
connected master and slave (bytes)
system.membus.pkt count system.cpu.l2cache.mem side::total 1538 # Packet count per connected master
and slave (bytes)
system.membus.pkt count::total 1538 # Packet count per connected master and slave (bytes)
system.membus.pkt size system.cpu.l2cache.mem side::system.mem ctrl.port 49216 # Cumulative packet
size per connected master and slave (bytes)
system.membus.pkt size system.cpu.l2cache.mem side::total 49216 # Cumulative packet size per connected
master and slave (bytes)
system.membus.pkt size::total 49216 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop fanout::samples 769 # Request fanout histogram
system.membus.snoop fanout::mean 0 # Request fanout histogram
system.membus.snoop fanout::stdev 0 # Request fanout histogram
system.membus.snoop fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop fanout::0 769 100.00% 100.00% # Request fanout histogram
system.membus.snoop fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop fanout::min value 0 # Request fanout histogram
system.membus.snoop fanout::max value 0 # Request fanout histogram
system.membus.snoop fanout::total 769 # Request fanout histogram
system.membus.reqLayer2.occupancy 384500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer0.occupancy 2065000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
```