Remember this?



Memory Map



Remember this? Harvard architecture



- Can fetch next instruction while executing previous one
- Simple pipelining
- Used in most small micros including the ATmega328p

Memory Map Harvard architecture



AVRmega328p



Program Memory

- Atmel call the Code Memory space "Program Memory"
- Addresses 0x0000 -> 0x3FFF
  - Decimal: 0 -> 16383
  - But that is only 16kBytes?
  - How do we get to the 32kBytes?
    - It is an AVRmega***32***8p after all…

Program Memory is 16bits, 2 Byte, 1 Word



Program Memory

- Most instructions on the AVR are:
  - 16 bits, 2 bytes, 1 word
- Some instructions are:
  - 32 bits, 4 bytes, 2 words
- How big does the Instruction Register inside the AVR CPU have to be?

AVRmega328p



How wide does the Program Memory ***Data Bus*** have to be?

How wide does the Program Memory ***Address Bus*** have to be?

Data Memory

- Addresses 0x0000 -> 0x08FF
- Decimal: 0 -> 2303

- Data Memory ***Data Bus*** is 8 bits, 1 byte wide.

- How “wide” does the Data Memory ***Address Bus*** have to be?

Data Memory SRAM “Chip”



Data Memory SRAM “Chip”

- 2 kByte SRAM chip
  - Addresses 0x0100 -> 0x08FF
  - Decimal: 256 -> 2303
- 2303 – 256 = 2047
  - 2048 Locations = 2 KBytes. (starts at zero!)

Data Memory Mapping



Data Memory I/O Mapping



Data Memory I/O Mapping

- All I/O devices are “Memory Mapped” into the Data Memory address space.
- Basically means they all “hang” off the same address and data bus as the memory “chip”
- Have to share the “memory space” (address range) with the memory “chip”

Data Memory I/O Mapping



Data Memory Map



Registers…

- What about a
  - Addresses: 0x0000 -> 0x001F
  - Decimal: 0 -> 31

- This type of CPU is a RISC architecture Register File based architecture – More in Computer Architecture Module!

- Basically means there are no General Purpose registers “inside” the CPU!

Inside the CPU

- PC (Program Counter)
- Instruction decoder
- ALU (Arithmetic Logic Unit)
- Registers??



Registers

- The CPU registers are in their own little block of super high-speed SRAM called the:
  - "Register File"

- You can think of the registers as actually being another little memory "chip" on the address and data busses in Data memory.

Register File



Data Memory Map



atmega328p architecture



Atmega328p simplified Block Diagram




GND
VCC
Watchdog Timer
Watchdog Oscillator
Power Supervision POR / BOD & RESET
debugWIRE
PROGRAM LOGIC
Oscillator Circuits / Clock Generation
Flash
SRAM
AVR CPU
EEPROM
AVCC
AREF
GND
8bit T/C 0
16bit T/C 1
A/D Conv.
2
8bit T/C 2
Analog Comp.
Internal Bandgap
6
DATABUS
USART 0
SPI
TWI
PORT D (8)
PORT B (8)
PORT C (7)
RESET
XTAL[1..2]
PD[0..7]
PB[0..7]
PC[0..6]
ADC[6..7]