Linux Riscy Documentation

The kernel development community

CONTENTS

1	Boot image header in RISC-V Linux	1
2	Virtual Memory Layout on RISC-V Linux	3
3	arch/riscv maintenance guidelines for developers	7
4	Feature status on riscy architecture	q

BOOT IMAGE HEADER IN RISC-V LINUX

Author Atish Patra <atish.patra@wdc.com>

Date 20 May 2019

This document only describes the boot image header details for RISC-V Linux.

TODO: Write a complete booting guide.

The following 64-byte header is present in decompressed Linux kernel image:

```
u32 code0:
                           /* Executable code */
                           /* Executable code */
u32 code1:
                          /* Image load offset, little endian */
u64 text offset;
u64 image size;
                          /* Effective Image size, little endian */
                          /* kernel flags, little endian */
u64 flags;
                          /* Version of this header */
u32 version;
                          /* Reserved */
u32 res1 = 0;
                          /* Reserved */
u64 res2 = 0;
u64 magic = 0x5643534952; /* Magic number, little endian, "RISCV" */
                          /* Magic number 2, little endian, "RSC\x05" */
u32 \text{ magic2} = 0x05435352;
                           /* Reserved for PE COFF offset */
u32 res3;
```

This header format is compliant with PE/COFF header and largely inspired from ARM64 header. Thus, both ARM64 & RISC-V header can be combined into one common header in future.

1.1 Notes

- This header can also be reused to support EFI stub for RISC-V in future. EFI specification needs PE/COFF image header in the beginning of the kernel image in order to load it as an EFI application. In order to support EFI stub, code0 should be replaced with "MZ" magic string and res3(at offset 0x3c) should point to the rest of the PE/COFF header.
- version field indicate header version number

Bits 0:15	Minor version
Bits 16:31	Major version

This preserves compatibility across newer and older version of the header. The current version is defined as 0.2.

Linux Riscy Documentation

- The "magic" field is deprecated as of version 0.2. In a future release, it may be removed. This originally should have matched up with the ARM64 header "magic" field, but unfortunately does not. The "magic2" field replaces it, matching up with the ARM64 header.
- In current header, the flags field has only one field.

Bit 0 Kernel endianness. 1 if BE, 0 if LE.

• Image size is mandatory for boot loader to load kernel image. Booting will fail otherwise.

VIRTUAL MEMORY LAYOUT ON RISC-V LINUX

Author Alexandre Ghiti <alex@ghiti.fr>

Date 12 February 2021

This document describes the virtual memory layout used by the RISC-V Linux Kernel.

2.1 RISC-V Linux Kernel 32bit

2.1.1 RISC-V Linux Kernel SV32

TODO

2.2 RISC-V Linux Kernel 64bit

The RISC-V privileged architecture document states that the 64bit addresses "must have bits 63–48 all equal to bit 47, or else a page-fault exception will occur.": that splits the virtual address space into 2 halves separated by a very big hole, the lower half is where the userspace resides, the upper half is where the RISC-V Linux Kernel resides.

2.2.1 RISC-V Linux Kernel SV39

		=======	
Start addr Offset	End addr	Size	VM area _u
	 0000003fffffffff mm	 256 GB	user-space _u
0000004000000000 +256 GB			huge almost
→64 bits wide hole of non-canon		~1011 115	nage, acmost
 →memory addresses up to the -25	6 CB	I	virtual <mark>.</mark>
offset of kernel mappings.		I	starting <mark>.</mark>

			l	
			,	
⊶virtual memory, sha	red between	all processes:		Kernel-space <mark>u</mark>
→				
<pre>ffffffc6ff000000 - ffffffc700000000 - ffffffc800000000 - ⇒space ffffffd800000000 - ⇒of all physical mem</pre>		ffffffc6feffffff ffffffc6ffffffff ffffffc7ffffffff ffffffd7ffffffff fffffff6ffffffff ffffffffff	2 MB 16 MB 4 GB 64 GB 124 GB	fixmap PCI io vmemmap vmalloc/ioremap <mark>u</mark> direct mappingu
→	l		l	
	<u> </u>			
ffffffff00000000	-4 GB	ffffffff7fffffff	2 GB	modules, BPF
ffffffff80000000	-2 GB	fffffffffffffff	2 GB	kernel
→	l		I	I

2.2.2 RISC-V Linux Kernel SV48

Start addr →description 	Offset	End addr	Size	VM area <mark>u</mark>
000000000000000000 →virtual memory, c	•	 00007fffffffffff mm		user-space _u
→		-1	.	
0000800000000000 →almost 64 bits wi		 ffff7ffffffffff on-canonical	 ~16M TB	huge,
→addresses up to t	 the -128 TB	I	1 1	virtual memory <mark>u</mark>
of kernel mapping	1	I	1 1	starting offset <mark>u</mark>
			.	

⊶virtual memory, sh	nared between	all processes:		Kernel-space _u
<u> </u>			l	
ffff8d7ffee00000 ffff8d7fff000000 ffff8d80000000000	-114.5 TB -114.5 TB	ffff8d7fffffffff ffff8f7ffffffff	16 MB 2 TB	vmemmap
ffff8f8000000000 →space	-112.5 TB	•	'	
ffffaf8000000000 →of all physical me		ffffef7ffffffff	64 TB	direct mapping <mark>.</mark>
ffffef8000000000 	-16.5 TB	fffffffefffffff 	16.5 TB 	kasan
→layout to the 39-bit one from here on:				Identical _u
ffffffff00000000 ffffffff80000000	-4 GB -2 GB	 fffffffffffffffffffffffffffffffffff	 2 GB 2 GB	modules, BPF kernel
→			· · · · · · · · · · · · · · · · · · ·	

Linux Riscv Documentation		

ARCH/RISCV MAINTENANCE GUIDELINES FOR DEVELOPERS

3.1 Overview

The RISC-V instruction set architecture is developed in the open: in-progress drafts are available for all to review and to experiment with implementations. New module or extension drafts can change during the development process - sometimes in ways that are incompatible with previous drafts. This flexibility can present a challenge for RISC-V Linux maintenance. Linux maintainers disapprove of churn, and the Linux development process prefers well-reviewed and tested code over experimental code. We wish to extend these same principles to the RISC-V-related code that will be accepted for inclusion in the kernel.

3.2 Submit Checklist Addendum

We'll only accept patches for new modules or extensions if the specifications for those modules or extensions are listed as being "Frozen" or "Ratified" by the RISC-V Foundation. (Developers may, of course, maintain their own Linux kernel trees that contain code for any draft extensions that they wish.)

Additionally, the RISC-V specification allows implementors to create their own custom extensions. These custom extensions aren't required to go through any review or ratification process by the RISC-V Foundation. To avoid the maintenance complexity and potential performance impact of adding kernel code for implementor-specific RISC-V extensions, we'll only to accept patches for extensions that have been officially frozen or ratified by the RISC-V Foundation. (Implementors, may, of course, maintain their own Linux kernel trees containing code for any custom extensions that they wish.)



CHAPTER FOUR

FEATURE STATUS ON RISCV ARCHITECTURE

Subsystem	Feature	Kconfig	Status	Desc
core	cBPF-JIT	HAVE_CBPF_JIT	TODO	arch
core	eBPF-JIT	HAVE_EBPF_JIT	ok	arch
core	generic-idle-thread	GENERIC_SMP_IDLE_THREAD	ok	arch
core	jump-labels	HAVE_ARCH_JUMP_LABEL	ok	arch
core	thread-info-in-task	THREAD_INFO_IN_TASK	ok	arch
core	tracehook	HAVE_ARCH_TRACEHOOK	ok	arch
debug	debug-vm-pgtable	ARCH_HAS_DEBUG_VM_PGTABLE	ok	arch
debug	gcov-profile-all	ARCH_HAS_GCOV_PROFILE_ALL	ok	arch
debug	KASAN	HAVE_ARCH_KASAN	ok	arch
debug	kcov	ARCH_HAS_KCOV	ok	arch
debug	kgdb	HAVE_ARCH_KGDB	ok	arch
debug	kmemleak	HAVE_DEBUG_KMEMLEAK	ok	arch
debug	kprobes	HAVE_KPROBES	ok	arch
debug	kprobes-on-ftrace	HAVE_KPROBES_ON_FTRACE	ok	arch
debug	kretprobes	HAVE_KRETPROBES	ok	arch
debug	optprobes	HAVE_OPTPROBES	TODO	arch
debug	stackprotector	HAVE_STACKPROTECTOR	ok	arch
debug	uprobes	ARCH_SUPPORTS_UPROBES	ok	arch
debug	user-ret-profiler	HAVE_USER_RETURN_NOTIFIER	TODO	arch
io	dma-contiguous	HAVE_DMA_CONTIGUOUS	ok	arch
locking	cmpxchg-local	HAVE_CMPXCHG_LOCAL	TODO	arch
locking	lockdep	LOCKDEP_SUPPORT	ok	arch
locking	queued-rwlocks	ARCH_USE_QUEUED_RWLOCKS	ok	arch
locking	queued-spinlocks	ARCH_USE_QUEUED_SPINLOCKS	TODO	arch
perf	kprobes-event	HAVE_REGS_AND_STACK_ACCESS_API	ok	arch
perf	perf-regs	HAVE_PERF_REGS	ok	arch
perf	perf-stackdump	HAVE_PERF_USER_STACK_DUMP	ok	arch
sched	membarrier-sync-core	ARCH_HAS_MEMBARRIER_SYNC_CORE	TODO	arch
sched	numa-balancing	ARCH_SUPPORTS_NUMA_BALANCING	ok	arch
seccomp	seccomp-filter	HAVE_ARCH_SECCOMP_FILTER	ok	arch
time	arch-tick-broadcast	ARCH_HAS_TICK_BROADCAST	ok	arch
time	clockevents	!LEGACY_TIMER_TICK	ok	arch
time	context-tracking	HAVE_CONTEXT_TRACKING	ok	arch
time	irq-time-acct	HAVE_IRQ_TIME_ACCOUNTING	ok	arch
time	virt-cpuacct	HAVE_VIRT_CPU_ACCOUNTING	TODO	arch

Table 1 - continued from p

Subsystem	Feature	Kconfig	Status	Des
vm	batch-unmap-tlb-flush	ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH	TODO	arch
vm	ELF-ASLR	ARCH_HAS_ELF_RANDOMIZE	ok	arch
vm	huge-vmap	HAVE_ARCH_HUGE_VMAP	TODO	arch
vm	ioremap_prot	HAVE_IOREMAP_PROT	TODO	arch
vm	PG_uncached	ARCH_USES_PG_UNCACHED	TODO	arch
vm	pte_special	ARCH_HAS_PTE_SPECIAL	ok	arch
vm	THP	HAVE_ARCH_TRANSPARENT_HUGEPAGE	ok	arch