

Design and Implementation of MOSFET based Folded Cascode Current Mirror

Manendra Singh^{1*}, Rajkumar Sarma²

^{1,2}School of Electronics and Communication Engineering

Lovely Professional University, Punjab, India

*minklesingh3@gmail.com

Abstract – A high performance MOSFET current mirror in a folded cascode configuration is design to achieve a high output resistance . The design has both n and p type MOSFET for current feedback between gate and source in order to achieve a constant drain current . In the discussed circuits we have found out the range of currents for which the circuit is showing amplification and mirroring effect. We need high output impedance so to drive more circuitry from it and the current mirror is the circuit that implements the principle that if a gate-source voltage of two uniforms MOS transistors is same then their channel current flowing would be equal. We have implemented the folded cascode current mirror where the range of current on which the circuit is mirroring the current ranges from 100mV to 700mV. The circuit is implemented on cadence virtuoso 180nm technology with 1.8V supply voltage.

Keywords- Current mirror, Folded cascode current mirror, MOSFET current mirror.

1. INTRODUCTION

In various application like biomedical operates on very low voltage which needs a very high output impedance current mirror. The current mirror is the circuit that implements the principle that if a gate-source voltage of two uniforms MOS transistors is same then their channel current flowing would be equal. In the current mirror, we generate a current reference so to copy that current in various current sources in the system. Various advancement in the technology of CMOS design integrated most of the circuits in the same chip who all are working on very low supply voltage like radio frequency processor and various sensor like temperature and baseband signal processing circuit require very low voltage supply. Getting a very large impedance and wide output range and swing is the important parameter when working on the very low input voltage[1]. The current mirror is the circuit used where the operating voltage required to turn on the circuit is very low as in case of biomedical applications. In the current mirror, we need high output impedance so to drive more circuitry from it. If current (I_d) = $f(V_{GS})$, where function denotes the functionality of I_D versus V_{GS} ,

then $V_{GS} = f^{-1}(I_D)$. Then if the transistor is biased through IREF then $V_{GS} = f^{-1}(I_{REF})$. Thus, voltage is put into the source-gate terminal then derived current as shown in fig. 1.

$$I_{out} = f f^{-1}(I_{REF}) = I_{REF}$$

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L_1} \right) (v_{gs} - v_{th})^2 (1 + \lambda v_{ds1}) \text{ and}$$

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L_2} \right) (v_{gs} - v_{th})^2 (1 + \lambda v_{ds2})$$

$$\text{So hence } \frac{I_{D2}}{I_{D1}} = \frac{\left(\frac{W}{L} \right)^2 (1 + \lambda v_{ds2})}{\left(\frac{W}{L} \right)^2 (1 + \lambda v_{ds1})}$$

So in order to minimize the consequence of channel length modulation cascade current source is used, the V_{bias} voltage V_b is so chosen that the voltage $V_y = V_x$ then the output current I_{out} tracks I_{ref} with accuracy as shown in fig. 2 but this accuracy is obtained at the cost of voltage




Fig.1 Current mirror

head room that is consumed by the M3 transistor. So now how to generate the V_b so that $V_y = V_x$ so from transistor M3 we have $V_b - V_{gs3} = V_x$ or $V_b = V_x + V_{gs3}$. This shows that if gate-source voltage is adjoint to V_x , the necessitate value of V_b can be acquired by this .

If an additional diode connected load is added M0 in series of M1 which create the voltage of $V_n = V_{gs0} + V_x$. So proper dimension of M0 and M3 will make $V_{gs3} = V_{gs0}$. Now connecting V_n to the gate terminal of M3. We get $V_{gs0} + V_x = V_{gs3} + V_y$.

Thus if the W/L aspect ratio of M3 by M1 is equal to W/L ratio of M2 by M1 then we can say that $V_{gs3} = V_{gs0}$ and $V_x = V_y$. So if the current mirror is ideal then if the V_{ds} changes then I_0 should not change as the output impedance of the ideal current mirror is infinite. we calculate output impedance by $\frac{\Delta V_o}{\Delta I_o}$. So even though V_o is changing I_o should not change according to the principle hence $\Delta V_o / \Delta I_o$ is infinite and hence the output resistance of current mirror comes out to be infinite[5]. So to have the output impedance increased we move on to next type of current mirror that is cascode current mirror.

So why we are using cascode current mirror because of extinguishing the result due to channel length modulation (CLM) and increase the yield impedance[2] as shown in the given fig. 2 and fig. 3 below.




Fig.2 Cascode current mirror

At node N we give V_{bias} to both of the gate of M0 and M3 transistor to make V_{gs0} equal to V_{gs3} . So voltage at both the side is $V_{gs0} + V_x = V_{gs3} + V_y$. Now to make both of them equal proper dimension of the transistor is taken.

$$\frac{W}{L_3} * \frac{W}{L_0} = \frac{W}{L_2} * \frac{W}{L_1}$$

Which gives $V_{gs0} = V_{gs3}$




Fig.3 Small signal of cascode current mirror

And output impedance of the circuit is v_t / i_t
So current

$$I_t = g_{m4} * V_{gs4} + \frac{V_t - (-V_{gs4})}{r_{o4}}$$

$$V_{gs4} = I_t * r_{o2}$$

So substituting the value of V_{gs4} in I_t , we get

$$\frac{V_t}{I_t} = r_{o4}(1 + g_{m4} * r_{o2}) + r_{o2}$$

$$R_0 = g_{m4} * r_o^2$$

Where $r_o = r_{o2} = r_{o4}$

So small signal model of cascode is as shown. Here V_{gs2} is zero as voltage across M2 is zero as M1 is shorted as it acts like a DC voltage so that makes $g_{m2} * V_{gs2}$ equal to zero. So from the above equation we get to know that the total output resistance shown by the circuit is g_m times the resistance, hence the output impedance of a modified cascode current mirror is very high with respect to simple current mirror whose resistance is R_{ds} [8].

II CIRCUIT DESCRIPTION

Figure 4 shows the cascode current mirror implemented in BJT with the folded cascode configuration. The diode-connected transistor was folded into two pair in the folded cascode current mirror. The design has dual pnp-npn current mirror for feedback from base and emitter to have constant collector current.




Fig.4 BJT cascode current mirror

The basic BJT current source consists of a reference transistor connected diode and a output transistor with circuit connections to the bases and emitters so the output collector current would be ideally, mirror of the current of the reference collector.

The result resistance of the basic current source is equal to the Early Effect resistor that is equal to $R_{out} = r_o$. The design has an output resistance of 71Mohm and impedance bandwidth product of 2.87 ohm – hz at 1mA output current and 1.6V input voltage[3][4]. This circuit can be implemented using MOSFET also

III MATHEMATICAL MODELLING

So basic idea for me to solve this is by coming from the output side to the input side so we have transistor no.5 and 3 at the output side of the circuit. Then considering the 5 transistor we have voltage across drain to source of 5 transistor is given by

The figure displays three circuit diagrams representing the small-signal equivalent models for the input, intermediate, and output stages of a three-stage CMOS amplifier.

- Top Diagram (Input Stage):** Shows a dependent current source gmV_{gs1} in parallel with a drain resistor $RD2$ and a load resistor $RD3$. The input signal V_{gs1} is applied to the gate. The output voltage V_2 is taken from the drain. A current source I_{ref} is connected to the gate. The source is connected to ground (G).
- Middle Diagram (Intermediate Stage):** Shows a dependent current source gmV_{gs3} in parallel with a drain resistor $RD1$ and a load resistor $RD2$. The input signal V_{gs3} is applied to the gate. The output voltage V_{out} is taken from the drain. The source is connected to ground (G).
- Bottom Diagram (Output Stage):** Shows a dependent current source gmV_{gs5} in parallel with a drain resistor $RD1$ and a load resistor $RD2$. The input signal V_{gs5} is applied to the gate. The output voltage V_{o1} is taken from the drain. The source is connected to ground (G).

19

then substituting the value of V_1 to equation.

$$I_1 = g_m * V_1 + \frac{V_2}{\frac{r_{o3} * R_{d3}}{r_{o3} + R_{d3}}} \quad \text{eq-7}$$

Now substituting the value of V_1 in equation no-7 and finding the value of g_m in respect to I_{ref} is given by.

$$g_m = \frac{I_1 + \frac{V_2}{\frac{r_{o3} * R_{d3}}{r_{o3} + R_{d3}}}}{R_{d2}(I_2 - I_{ref})}$$

Now this g_m is in terms of I_{ref} so now substitute this value of g_m into the eq-4 which is the output voltage.

So now the output voltage of the transistor in term of I_{ref} is given by.

$$V_{out} = V_{O1} \left[1 + \frac{I_1 + V_2 \left(\frac{r_{o3} + R_{d3}}{r_{o3} * R_{d3}} \right)}{R_{d2}(I_2 - I_{ref})} \right] \left(\frac{r_{o2} * R_{d1}}{r_{o2} + R_{d1}} \right) - V_1 \left[\frac{r_{o2} * R_{d1}}{r_{o2} + R_{d1}} \right]$$

So we get to know that the output voltage is related on so many parameter, their can be another way of defining the circuit. The overall output voltage V_{out} in term of the reference voltage is defined.

IV RESULT AND DISCUSSION

The implemented circuit has been analysed in cadence virtuoso 180nm technology with a supply voltage of 1.8V. Different circuit is been analysed before implementing folded cascode mirror like current subtractor using current mirror where ranges varies from 0nA to 100μA [6], a high advance cascode current mirror is analysed [7] from ranges .3 V to 1.8 V where NM2 is the drain terminal of input side and NM3 is the drain terminal of output mosfet as shown in the table 1. In the proposed circuit a range of value is tested to know the correct biasing voltage that is going to mirror the input current to the output current in the circuit. This MOSFET circuit implemented has the range from 100m – 800m voltage with the exact mirroring value at around 550mV as shown in the table 2. here NM4D represent the drain terminal of output transistor and NM2D represented the drain terminal of input side. In the proposed circuit of folded cascode current mirror for small voltages of around 0.4 V to 0.5 V the difference between the input and output side is minimum with a

high output resistance of 163kohm at biasing voltage of 550mV with 1.8V power supply. The previously implemented folded cascode current mirror [3] implemented in BJT works well at around 1mA output current giving output resistance nearly equal to 71 MΩ.

Table.1. Cascode current mirror

Vbias Voltage	NM2/D/current input	NM3/D/current output
0.3 V	99.7042 μA	98.2305 μA
0.4 V	93.5833 μA	92.3942 μA
0.6 V	84.5302 μA	83.6872 μA
0.8 V	69.7290 μA	69.2167 μA
0.9 V	43.1119 μA	42.9191 μA
1.1 V	14.4909 μA	14.4705 μA
1.3 V	1.4230 μA	1.4285 μA
1.4 V	34.9627 nA	35.34 nA
1.6 V	341.881 pA	350.769 pA
1.8 V	4.2837 pA	7.7891 pA

Table.2.Folded cascode current mirror

Vbias Voltage	NM2/D/current input	NM4/D/current output
0.44 V	2.6231 μA	1.8673 μA
0.45 V	3.2818 μA	2.5102 μA
0.46 V	4.0772 μA	3.2153 μA
0.47 V	5.0339 μA	3.9643 μA
0.48 V	6.1763 μA	5.0229 μA
0.50 V	7.5297 μA	6.3138 μA
0.51 V	9.1196 μA	7.8759 μA
0.52 V	10.97 μA	9.7457 μA
0.53 V	13.103 μA	11.959 μA
0.55 V	15.534 μA	14.999 μA

V CONCLUSION AND FUTURE SCOPE

In this thesis work, I learned that a current mirror can be used in various analog circuit where low

voltage application is needed as the devices now a days are much more portable so should work on low voltage to consume the battery consumption. A brief idea of how a current mirror is going to behave in different short of input biasing voltage is been discussed . All current mirrors have different short of range for which the current in the circuit is mirrored to another branch , from the study we get to know that the cascode current mirror is having good range of values mirrored with respect to other type of current mirror with having high output impedance it's resistance value is * times the value shown by simple current mirror. The proposed circuit uses folded cascode current mirror and been used in a range from 100m to 600m voltage , with exact mirroring the current when Vbias provided to current source is equal to 550m V. It's output voltage equation is derived that shows the involvement of reference current into the output voltage. Further this design can be used to implement any bigger circuit like in current feedback amplifier and can be act as a current source.

REFERENCE

- [1] Yan, Zushu, et al. "Nested-current-mirror rail-to-rail-output single-stage amplifier with enhancements of DC gain, GBW and slew rate." *IEEE Journal of Solid-State Circuits* 50.10 (2015): 2353-2366.
- [2] Raj, Nikhil, Ashutosh Kumar Singh, and A. K. Gupta. "Low-voltage bulk-driven self-biased cascode current mirror with bandwidth enhancement." *Electronics Letters* 50.1 (2014): 23-25.
- [3] Nguyen, Lim. "Folded cascode current source with dual mirrors current feedback." *Circuits and Systems (MWSCAS), 2016 IEEE 59th International Midwest Symposium on*. IEEE, 2016.
- [4] "Program", 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), 2016.
- [5] Julien, Mohan, et al. "Formal analysis of bandwidth enhancement for high-performance active-input current mirror." *Design & Technology of Integrated Systems In Nanoscale Era (DTIS), 2017 12th International Conference on*. IEEE, 2017.
- [6] Bansal, Nidhi, and Rishikesh Pandey. "A Novel Current Subtractor Based on Modified Wilson Current Mirror Using PMOS Transistors." *Micro-Electronics and Telecommunication Engineering (ICMETE), 2016 International Conference on*. IEEE, 2016.
- [7] Tzschoppe, Christoph, et al. "Theory and design of advanced CMOS current mirrors." *Microwave and Optoelectronics Conference (IMOC), 2015 SBMO/IEEE MTT-S International*. IEEE, 2015.
- [8] Sooksood, Kriangkrai. "Wide current range and high compliance-voltage bulk-driven current mirrors: Simple and cascode." *Circuits and Systems (APCCAS), 2016 IEEE Asia Pacific Conference on*. IEEE, 2016.
- [9] Laoudias, C., and C. Psychalinos. "Low-voltage CMOS adjustable current mirror." *Electronics letters* 46.2 (2010): 124-126.
- [10] Julien, Mohan, et al. "Formal analysis of bandwidth enhancement for high-performance active-input current mirror." *Design & Technology of Integrated Systems In Nanoscale Era (DTIS), 2017 12th International Conference on*. IEEE, 2017.
- [11] Sooksood, Kriangkrai. "Wide current range and high compliance-voltage bulk-driven current mirrors: Simple and cascode." *Circuits and Systems (APCCAS), 2016 IEEE Asia Pacific Conference on*. IEEE, 2016.
- [12] Raguvaran, E., et al. "A very-high impedance current mirror for bio-medical applications." *Recent Advances in Intelligent Computational Systems (RAICS), 2011 IEEE*. IEEE, 2011.