

**DESIGN & IMPLEMENTATION OF HYBRID FULL ADDER  
FOR ARITHMETIC AND LOGICAL OPERATIONS**

**DISSERTATION**

*Submitted in partial fulfillment of the  
Requirement for the award of degree*

*Of*

***MASTER OF TECHNOLOGY***

***IN***

***ECE***

*By*

***MANPREET KAUR (11101915)***

*Under the esteem guidance of*

***Mr. Rajkumar Sarma***

***(Assistant professor)***



**L** OVELY  
**P** ROFESSIONAL  
**U** NIVERSITY

**School of Electronics and Communication Engineering**

**Lovely Professional University**

**Punjab**

April 2016

## ***CERTIFICATE***

This is to certify that dissertation titled “*Design & implementation of hybrid full adder for arithmetic and logical operations*” is submitted by “*Manpreet kaur*” is in partial fulfillment of the requirement for the award of ***MASTER OF TECHNOLOGY DEGREE(ECE)*** , is a record of bonafide work done under my guide ***Mr.Rajkumar Sarma*** . The content of this dissertation, in full or in parts, have neither taken from any other source nor have been submitted to any other institute or university for award of degree and same has been certified.

**MR.RAJKUMAR SARMA**

**ASSISTANT PROFESSOR**

**(LOVELY PROFESSIONAL UNIVERSITY)**

***Objective of the thesis is satisfactory/unsatisfactory***

***EXAMINER 1***

***EXAMINER 2***

## ***ACKNOWLEDGEMENT***

I would like to thank *LOVELY PROFESSIONAL UNIVERSITY* for giving me an opportunity to use their resources and work in such a challenging environment. I am grateful to the individuals who contributed their valuable time towards my dissertation work.

I wish to express by sincere and heart full gratitude to my guide *Mr. Rajkumar Sarma*, Assistant Professor, who guides me to take up this dissertation work in synchronization with global trends in scientific approach. Even I am very thankful to my parents and friends who supported me in ups and downs of my life.

**MANPREET KAUR**

**Registration no. 11101915**

## ***CERTIFICATE***

This is to certify that *MANPREET KAUR* bearing *registration no. 11101915* has completed her dissertation-2 work on the title “***DESIGN & IMPLEMENTATION OF HYBRID FULL ADDER FOR ARITHMETIC AND LOGICAL OPERATIONS***” under my guidance & supervision. To the best of my knowledge, the present work is the result of her original investigation & study.

MR. RAJKUMAR SARMA

**Assistant professor**

Lovely Professional University

Phagwara, Punjab

Date:

## ***CANDIDATE DECLARATION***

I, **MANPREET KAUR** student of **MASTER OF TECHNOLOGY (ECE)** under department of **ELECTRONIC ENGINEERING of LOVELY PROFESSIONAL UNIVERSITY, PUNJAB**, hereby declare that all the information furnished in this dissertation report is based on my own intensive research and it is genuine.

This dissertation does, to the best of my knowledge, contain part of my work which has been submitted for the award of my degree.

Date

**MANPREET KAUR**

**Registration No. 11101915**

## ***ABSTRACT***

This thesis focuses mainly on hybrid adder in which adder implementation is done using different techniques. As adder is the most basic fundamental unit for every digital circuit like digital signal processors. So, adder is an important topic for researchers in which research can be done to improve whole digital circuit. In this thesis basically optimized adder circuit is implemented in terms of PDP. As nowadays power and delay are of more concern as compared to area because size of transistors is decreasing day by day. Hybrid adder implementation is done inside Cadence Virtuoso using 180nm technology. Even its layout is designed in Cadence Spectra and its DRC, LVS and RC extraction is done. After this multiple bit adders are implemented using optimized hybrid full adder.

## TABLE OF CONTENTS

<b>CHAPTER 1 Introduction.....</b>	<b>1</b>
1.1 Single bit adders .....	1
1.1.1 Full adder using universal gates.....	2
1.1.2 Full adder using Half adders .....	3
1.2 Multiple bit adders.....	3
1.2.1 Ripple Carry adder.....	3
1.2.2 Carry save adder.....	4
1.2.3 Carry select adder.....	5
1.3 Different techniques to implement basic Full adder.....	5
1.3.1 Cmos technique.....	5
1.3.2 Transmission gate.....	6
1.3.3 Pass transistor logic.....	6
1.3.4 Gate diffusion input.....	8
<b>CHAPTER 2 Scope of study.....</b>	<b>10</b>
<b>CHAPTER 3 Objective of study.....</b>	<b>11</b>
<b>CHAPTER 4 Review of literature.....</b>	<b>12</b>
<b>CHAPTER 5 Equipments, material and experimental setup.....</b>	<b>16</b>
<b>CHAPTER 6 Expected outcomes.....</b>	<b>18</b>
<b>CHAPTER 7 Experimental work.....</b>	<b>19</b>
7.1 . Design approach of proposed full adder.....	19
7.2 New circuit proposed after change in carry part.....	21
7.3 circuit after changing XOR circuit.....	23
7.4 Final optimized circuit with reduced power consumption.....	24
7.5 Layout design of proposed full adder.....	25
7.6 Implementation of multiple bit full adders using optimized hybrid full adder.....	26
<b>CHAPTER 8 Results and discussion.....</b>	<b>28</b>
<b>CHAPTER 9 Summary and conclusion.....</b>	<b>33</b>
<b>CHAPTER 10 References.....</b>	<b>35</b>

## TABLE OF FIGURES

1.1.1(a) Full adder using nand gates.....	1
1.1.1(b) Full adder using nor gates.....	1
1.1.2. circuit diagram of half adder.....	2
1.1.3. Implementation of full adder using half adder.....	3
1.2.1 Ripple carry adder.....	3
1.2.2 Carry save adder.....	4
1.2.3 Carry select adder.....	5
1.3.1 Implementation of and gate using CMOS technique.....	6
1.3.2 Transmission gate logic.....	6
1.3.3 PTL logic and gate.....	6
1.3.3(a) CPL logic and gate.....	7
1.3.3(b) DPL logic and gate.....	7
1.3.3(c)DVL logic and gate.....	8
1.3.4. Implementation of and using GDI technique.....	9
5.1. Cadence tools.....	16
5.2 Custom design flow.....	17
7.1 schematic structure of proposed full adder.....	19
7.1.1 Xnor module.....	19
7.1.2.performance of high speed speed 1 bit full adder.....	20
7.1.3.Performance of high speed speed 1 bit full adder operation.....	20
7.2.1.Modified carry part.....	21
7.2.2 Modified carry implementation in Cadence.....	22
7.2.3. Output after modifying carry part.....	22
7.3.1. Schematic design after changing Xor circuit.....	22
7.3.2.Output after implementing circuit with modified xor part.....	23
7.4.1 modified carry generation module.....	23
7.4.2 Detailed structure of proposed full adder.....	24



7.4.3 Schematic of optimized circuit.....	24
7.4.4 output of optimized circuit.....	24
7.5 Layout design of proposed full adder.....	25
7.6.1 Ripple carry adder.....	26
7.6.2 Carry save adder.....	26
7.6.3 carry select adder.....	27

## LIST OF TABLES

1.1 Truth table of half adder.....	2
1.2 Truth table of full adder.....	2
7.1 Carry using Xor and Xnor.....	21
7.2 Transistor sizes of proposed full adder.....	25
8.1. Input conditions for circuit in figure 7.1.2.....	28
8.2 Analysis of circuit given in figure 7.1.2.....	28
8.3. Input conditions for circuit in figure 7.2.2.....	29
8.4. Analysis of circuit given in figure 7.2.2.....	29
8.5. Input conditions for circuit in figure 7.3.1.....	29
8.6. Analysis of circuit given in figure 7.3.1.....	30
8.7. Input conditions for circuit in figure 7.4.3.....	30
8.8 Analysis of circuit given in figure 7.4.3.....	30
8.9 Analysis of ripple carry adder.....	31
8.10 Analysis of carry select adder.....	31
8.11 Analysis of carry save adder.....	32
9.1 Comparison result of already existing full adders with proposed adder.....	33

## ABBREVIATIONS

ALU.....	Arithmetic logical unit
DSP.....	Digital signal processing
RCA.....	Ripple carry adder
CMOS.....	Complementary metal oxide semiconductor
PMOS.....	P-type metal oxide semiconductor
NMOS.....	N-type metal oxide semiconductor
PTL.....	Pass transistor logic
CPL.....	Complementary pass-transistor logic
DPL.....	Double pass-transistor logic
DVL.....	Dual value logic
GDI.....	Gate diffusion input
VLSI.....	Very large scale integration

Addition is one of the foremost and fundamental logic carried out in digital circuits. An adder is a very basic digital logic circuit that performs addition of numbers. In many computers as well as processors adders are being used in arithmetic units as well as other parts of the processors. They are used for calculating table indices, addresses, and increment as well as decrement operations.

Mostly adders generally operate on the binary numbers. Adders are also used for many numerical representation like excess 3 and binary coded decimal.

Now adders are classified into 2 categories:

- Single bit adders
- Multiple bit adders

### 1.1 Single bit adders

#### 1.1.1 Full adder using basic universal gates.

a) Using nand gate




Figure.1.1.1 (a): Full adder using nand gates

(b) using nor gates





Figure 1.1.1(b) : Full adder using NOR gates

### 1.1.2. Implementation of full adder using half adders.

**Table 1.1: Truth table of half adder**

<b>A</b>	<b>B</b>	<b>SUM</b>	<b>CARRY</b>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



**Figure 1.1.2.Circuit diagram of half adder**

Full adder can be implemented using half adders and we can implement half adder by using various circuits like xor gate & and gate. And by using this half adder we can implement full adder.

**Table 1. 2: Truth table of full adder**

<b>A</b>	<b>B</b>	<b>C</b>	<b>SUM</b>	<b>CARRY</b>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Figure 1.1.3: Implementation of full adder by using half adder

## 1.2. Multiple bit adders.

### 1.2.1 Ripple carry adder

Ripple carry adder is implemented using multiple full adders. For making N bit Ripple carry adder we need to use N number of full adders. Carry of each previous full adder will be input carry to the next full adder. So, as in this adder each carry bit “ripples” to the next full adder this adder is known as ripple carry adder. Layout of this type of adder is simple which allows fast design time. However this type of adder is relatively slow as compared to the other full adders because each full adder must wait for carry input to be calculated from previous full adders.




Figure 1.2.1: Ripple carry adder

### 1.2.2 Carry save adder

To add M numbers(each no. N bit wide) we need to first of add 2 no.'s and then we need to add their sum with next number and so on. So, this requires M-1 additions and total delay of  $O(M \lg N)$ . Using carry save adder delay can be reduced further using carry save adder.




Figure 1.2.2: Carry save adder

In this type of adder suppose we addition of 3 numbers is required in that case first of all we need to add 1<sup>st</sup> two numbers and then their sum will be added into 3<sup>rd</sup> number conventionally.

carry:		1	1	2	1	
x:		1	2	3	4	5
y:		3	8	1	7	2
z:	+	2	0	5	8	7
<hr/>						
sum:		7	1	1	0	4

But in case of carry save adder we need to add all the three numbers in single time and their carry & sum will be calculated separately.

x:		1	2	3	4	5
y:		3	8	1	7	2
z:	+	2	0	5	8	7
s:		6	0	9	9	4

x:		1	2	3	4	5
y:		3	8	1	7	2
z:	+	2	0	5	8	7
c:		1	0	1	1	

After this carry and sum need to be added.

s:		6	0	9	9	4
c:	+	1	0	1	1	
sum:		7	1	1	0	4

### 1.2.3 Carry select adder

Carry select adder basically consists of two ripple carry adders and a multiplexer. In case of Ripple carry adder two cases will be taken in first case assumption will be carry = 0 and in second case carry will be = 1. So, two pairs of ripple carry adders will be used in first case input carry will be 0 and in second case input carry will be 1. So, there will be 2 pair of results i.e. Sum and carry twice. After that correct sum and carry will be calculated by using multiplexer using initial input carry as select line of multiplexer.




Figure 1.2.3: carry select adder

### 1.3. Different techniques to implement basic full adder

So, there will be different kind of design techniques using those techniques we will be going to implement our circuit. As each and every technique has certain advantages and disadvantages we will try to figure out those:

To understand the basic concepts take example of **and** gate logic and implement and gate with different techniques:

#### 1.3.1.CMOS technique

For implementation of and logic  $y = (a.b)$

Rules :(a) Pmos above and Nmos below

(b) Non of the true form can be implemented using Cmos technique.

(c) In case of sum Pmos will be in series and Nmos will be in parallel while in case of product pmos in series and Nmos in parallel.






Figure 1.3.1: Implementation of and gate using conventional CMOS technique

### 1.3.2. Transmission gate

Rules: Nmos and Pmos will be in front of each other (Cmos switch in case of Verilog). For implementing  $y=a.b$




Figure 1.3.2 : transmission logic and gate

### 1.3.3. PTL (pass transistor logic)

Passing one variable with respect to other. For  $y = a.b$  only one transistor will be required to represent.




Figure 1.3.3: PTL logic and gate

### Pass transistor logic families

Types of pass transistor logic families:

- CPL
- DPL
- DVL

#### 1.3.3.1. Complementary pass transistor logic

Complementary pass transistor logic contains inputs/outputs in complemented form, CMOS inverter output and NMOS pass transistor network. Circuit is implemented as a tree using pull up and pull down branches. Due to the threshold voltage drop of Nmos transistor degrade of high level of pass transistor output nodes, CMOS inverters will be used to restore output signals. This technique is used in high speed operation because of reduced transistor count and low input capacitance.




Figure 1.3.3 (a): CPL logic and gate

#### 1.3.3.2 .Double pass transistor logic

For removing the problem of noise margin in CPL,two pmos branches are added in N-tree DPL.

Due to addition of Pmos branches input capacitance will increase. Due to its symmetrical arrangement speed degradation will arise because of increased loading. Advantage of double pass transistor logic will be full output swing without any voltage degradation.




Figure 1.3.3 (b): DPL logic and gate

#### 1.3.3.3. Dual value logic (DVL)

Main limitation of DPL logic is usage of more number of transistors than required so DPL is redundant. To remove this problem of redundancy a new technique is introduced from DPL that is DVL. It has reduced transistor count along with full voltage swing operation of DPL.DVL can be obtained from DPL by following 3 steps.

- Eliminate redundant branches

- Rearrangement of Signal (resize)
- Selection of the faster halves.




Figure 1.3.3(c): DVL logic and gate

**1.3.4. GDI (gate diffusion input) technique:** A GDI cell consists of one Nmos and Pmos exactly like inverter but instead of passing Vdd and Gnd we will pass signals. But difference is instead of passing Vdd and Gnd we will pass signals.




Figure 1.3.4: Implementation of and using GDI technique

### Advantages and disadvantages of these techniques

For simple units like  $y = \sim(a.b)$  transmission technique is not better but simple cmos technique will be better. But if suppose  $y = (a.b + c).d + e$  then transmission technique will be better than cmos technique. PTL logic and GDI techniques are easy way to design a circuit but they are having problem of strong 1 and strong 0. because pmos will not be able to pass strong 1 but it can pass strong 0 and nmos cannot be passing strong 1 but it can pass strong 0. So, no. of glitches will be more.

### 1.4. Applications of adder

In our day to day life such as mobiles, phones, laptops, personal computers etc. are equipped with microprocessors that contain ALU. As a part of ALU adders are responsible for carrying

out computations in determining floating point calculations memory address generation, and index and other similar type of operations required in DSP processors in which large amount of visual and voice signals are processed at very high speed. Due to this reason DSP processors require complex adder circuits.

Today wireless communications are digitized and conditioned in the the DSP, that requires too much computation power for having a complete control over analog signals. Choosing the best adder out of them will consume less power and will be more energy efficient at low supply voltage.

#### Design parameters in VLSI design

- **Power**

The power dissipation is directly proportional to the area covered by the circuitry. Hence the power can be reduced by reducing the area of the circuit and also by using the low power components.

- **Area**

The area is a major concern in any of the analog circuit design. The area can be reduced by reducing the no. of transistors in the circuit design. By reducing the transistor count and playing with the W/L ratio of the transistors' the area of the circuit can be reduced.

- **Speed**

The speed of the adder is a very important design parameter for high speed system operation.

By implementing full adder using half adder i.e using standard or any other conventional technique in that case there are no. of disadvantages like

- No. of transistors will be more due to that while IC fabrication number of chips used will be more but in VLSI we try to minimize area as much as possible .
- Secondly, power consumption and delay will be more but our main constraints are to reduce power as well as delay.

So, here comes the scope of study as according to Moore's law transistor size is decreasing day by day as now we are even VLSI companies are working on 22 nm technology. So, even if no. of transistors on single chip will increase there is a great need to reduce our power and delay. So, scope of study is to reduce power and delay.

### OBJECTIVES OF THE STUDY

---

- To design hybrid full adder with reduced power consumption.
- To design a hybrid full adder with reduced delay.
- To design layout of hybrid full adder.
- To design multiple bit adders.

### LITERATURE REVIEW

---

In this chapter literature review related to topic of research has been discussed. I have read many research papers like journals and conference papers related to my topic of research and few of those papers are given below. This chapter is about basic concept of the papers which I have studied.

**Bhattacharyya P. et.al 2014[1]:** In this paper 1-bit full adder is implemented using hybrid logic employing both transmission gate logic and complementary- metal-oxide-semiconductor (CMOS) logic. The design was implemented for 1 bit as well as 32 bit full adder. Circuit is implemented using Cadence Virtuoso tool in 180 & 90 nanometer technology. Power, delay, layout area & other Performance parameters are compared with existing techniques. In terms of power and speed as compared to existing designs of full adder, proposed circuit is better.

**Aguirre-Hernandez M. et.al 2011[2]:** Two high speed and low power full adder cells are designed with pass-transistor logic & alternative internal logic styles that lead to reduction in PDP. All the full adders are designed in 0.18 $\mu$ m CMOS technology and were tested using complete test bench which will be used for measuring current taken from inputs of full adder, in addition to the current provided from the power-supply. Circuit exhibits an average PDP advantage of 80%, with only 40% of relative area and outperforms its counterparts shown from Post-layout simulations.

**Wairya S. et.al 2011 [13]:** In this paper relative study of full adder circuits with low power, low voltage & high speed is carried out. 4 transistor circuit design full adder circuits are combined to form a single unit on the basis of XOR-XNOR .This technique will make the logic design less complex as well as it will be helpful for reduction of power expenditure and delay. Noise analysis show that it can work at high frequency and low temperature. The design is implemented in Cadence Virtuoso.

**Zavarei M.et.al2011 [14]:** Based on novel XOR XNOR circuit this hybrid full adder will generate full swing outputs and will be best as compared to its counterparts as it will show 28% improvement in power delay product. This proposed full adder circuit is designed on the

basis of improvement in PDP and it will provide full swing output along with good driving capability.

**Aranda M.et.al2010 [9]:** In this paper comparison and analysis for power usage, speed and power delay product has been carried out for topologies of 1 bit full adder. Performance comparison is done by providing different different input voltages. According to the results of simulation adder of Chang is better as per as power dissipation is concerned while on the other hand Aguirre adder is best as it can even work at low power supply.

**Moaiyeri M.et.al2009 [10]:** In this paper 2 full adders are implemented using entirely new concept of majority not function. This function will be implemented with the help of static CMOS inverter and capacitors.

This circuit design will make the full adder more simple & regular. Even this design will improve the performance of full adder and improve its capability of being driven. This design of full adder is tested in 0.18 $\mu$ m CMOS technology for 3 different input voltages. According to the simulation results this adder will be better as per as power dissipation and power delay product (PDP) are concerned.

**Alioto M. et.al 2007[3]:** In the case of cascaded full adders very high speed carry calculation is proposed in this paper. As compared to the traditional cascaded full adders in this paper implementation of adder is done by using transmission gate logic and mixed dynamic logic. According to analysis it is clear that with the addition of transmission gate full adders in between the dynamic full adders will not be going to violate timing constraints. For getting achievable performance comparison of conventional domino full adder chains and proposed technique is done. Without the degradation of energy and without any area constraint proposed approach is better than latter domino logic by more than 30% as shown from Post layout simulations in a 90-nm CMOS technology.

**Tung C.et.al2007 [11]:** In this paper new hybrid full adder is proposed having new 3 input XOR gate. This adder consists of static CMOS logic and pass transistor logic (PTL). Main motive of the design is high driving capability along with less power consumption and delay. Among other adders selected for comparison this circuit has fastest response of carry signal and minimum power dissipation. Because of low power and delay both XOR function and full adder can be incorporated in system on chip.



**Chang C.et.al2005 [5]:** Main motive of work is to look into PDP results and area of low voltage full adders in various CMOS logic designs for tree structured arithmetic circuits. This hybrid full adder can work on extremely low voltage. For improving the switching delay problem cogenerated XOR and XNOR modules are improved. At 0.18- $\mu\text{m}$  CMOS process technology the circuits are optimized for energy efficiency. Proposed full adder exhibits strong drivability at output, full swing at output and even balanced outputs. Layout design is compact. So, this is best design as energy consumption is less and area is minimum.

**Chang C.et.al 2003[4]:** PDP is directly related to expenditure of energy per cycle of operation of arithmetic circuit. So, by reduction of input voltage PDP can be reduced. In this paper noble design of 1 bit full adder is implemented with by the generation of XOR & XNOR outputs at the same time along with circuit to restore the swing so that this circuit can even operate at ultra low voltage. This proposed circuit exhibits strong drivability, balanced outputs and full swing at output. Proposed circuit is better in terms of PDP and less amount of energy consumption.

**Goel S. et.al2003 [6]:** This paper is basically about new technique for designing a circuit that is tolerant to noise & can work at low voltage along with this energy efficiency should be maintained. Proposed circuit is more tolerant to noise and have less power consumption as well as PDP. Even it is more reliable and energy efficient. Even at input voltage starting from 0.6V to 3.3V the circuit proves to be faster and works successfully.

**Tien Bui H. et.al2002 [7]:** Using XOR & XNOR in addition to techniques that are already existing a new design of 41 new 10 transistor has been proposed inside this paper. Simulation is done using HSPICE. Almost all the adders newly proposed at high frequencies consume less power but 3 of them are very fast along with this they consume 10% power less when compared to 28 and 10 transistor CMOS adders. Main drawback in proposed full adders is loss of threshold voltage.

**Wang J.et.al1994 [8]:** Two new methods of designing XOR and XNOR circuits are discussed in this paper. The first method uses least no. of transistors but second one improves the performance by increasing no. of transistors. Simulation is done using HSPICE.

**D.Radhakrishnan et.al2001 [15]:** In this paper a new design is discussed having minimum number of transistors for XOR XNOR cell and having less voltage drop. Even when power


supply and voltage is reduced this circuit can work within certain limits. In this paper new design of XOR & XNOR for full adder is introduced with less number of transistors.

**Vesterbacka M.et.al1999 [12]:** In this paper a new design of 6 transistor XOR circuit is presented which is giving both the outputs at same time that is XNOR output in complemented form. Using this circuit 14 transistor full adder is proposed which exhibits full voltage swing. Layout is implemented inside 0.35 $\mu$ m technology. Simulation is carried out using HSPICE.

## EQUIPMENTS, MATERIALS AND EXPERIMENTAL SETUP

---

**Cadence:** The merger of Solomon Design Automation (SDA) systems and ECAD, Inc. founded Cadence Design Systems, Inc. in 1988. During the tenure of first CEO Joseph Costello, Cadence became the largest electronic design automation company producing software to design chips, PCBs as well as IP cores for memories, SoC, interfaces etc. Cadence products mainly focus on FPGA and ASIC designs for custom, analog, digital and mixed signal applications.



**Figure 5.1: cadence tools**

Among these tools cadence NCsim is basically for digital design and Cadence Virtuoso is for analog designing.

**Cadence NCsim:** This tool is basically used for digital design in which coding need to be done using Verilog language. In case of digital design first of all coding is done with tool such as Cadence NCsim then simulations will be done and then synthesis. Flow is simple: RTL, then gate, then implementation.

Incisive enterprise simulator is widely used tool in digital design which is adding into technology to support the verification. It is being used for the verification purpose from system Level, RTL level & gate Level. This tool is used for simplification of effort during debugging and when it will make short the debugging time by separation of the design failure. Then it sorts and group these failures so that action & selection will be easy. For an SoC it supports mixed signal and low power debugging.

**Tool used: Cadence virtuoso**

**Technology used: 180nm technology**

**Cadence Virtuoso:** This tool is used for designing full custom integrated circuits that includes schematic design, behavioral modeling, simulation of circuit, layout designing, physical verification then extraction & back annotation. Cadence® Virtuoso® Analog Design Environment is an advanced design and simulation environment that gives the access to a new parasitic estimation designer. 180nm Generic Process Design Kit (GPDK180) has been used. A PDK contains the process technology and needed information to do device level design inside the Cadence environment.

## CADENCE VIRTUOSO OVERVIEW

Schematic designing inside Cadence Virtuoso tool is very easy and fast that includes design assistants. At transistor and gate level well defined libraries for each and every component makes it fast. For the connection of various devices routing is possible. Even for complex and large designs hierarchy editor is their without any maximum number of levels used.

### Features/Benefits

- Speed up design entries
- For maintaining consistency it enables the addition of design constraints into schematic design.
- Can check the circuit under various design conditions
- User friendly tool for execution of various commands.

### Custom design flow




Figure 5.2: custom design flow

### EXPECTED OUTCOMES

---

In this implementation main expected outcomes are

- To minimize power.
- To minimize delay of the circuit.
- To make layout efficiently.
- To design energy efficient multiple bit adders.

### 7.1. Design approach of proposed full adder

Basically full adder consists of 3 modules as shown in figure 7.1. Module 1 basically for implementation of XNOR circuit. Module 2 is for generation of SUM output using XNOR circuit whereas Module 3 is for carry generation.




Figure.7.1. Schematic structure of proposed full adder

#### 7.1.1. Design of XNOR circuit

XNOR module is main module of full adder. So, if power consumption of this module can be reduced then overall power consumption can be reduced. In this circuit basically XNOR circuit has been use implement the whole circuit. [1]





Figure.7.1.1 XNOR module

XNOR circuit is reduced by the use of weak inverters formed by transistors Mp1 and Mn1 as shown in figure 7.1.1. Even full output swing is guaranteed by Mp3 and Mn3 as shown in figure 7.1.1. Many topologies of XOR/XNOR circuit have been studied in [5] and [6]-[8]. In


this circuit basically XNOR module is implemented using modified form of PTL logic i.e DPL logic so that switching will be reduced and even power consumption will be less as compared to existing XNOR modules. Even after implementing XNOR module XOR can be implemented using inverter. This circuit is implemented in such a way so that output swing will be more.

- Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder**  
**Circuit implementation.[1]**



**Figure 7.1.2: Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit implementation**

Output after implementing given design is given below:



**Figure 7.1.3: Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit output**


**7.2.** After implementing this circuit a new circuit is proposed having modification in carry part.

In circuit proposed by bhattacharya basically modification in carry block is done to reduce the power consumption. In this circuit carry block is implemented by doing a change in the carry block. Carry block is implemented by DPL logic in a different way so as reduce the power consumption.

**Table 7.1 : Carry implementation using XOR & XNOR**

A	B	C	$(A \oplus B)C$	$(A \odot B)A$	CARRY
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	1	0	1
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	1	1
1	1	1	0	1	1

So, from *table 7.1* it is very well clear that carry implementation can be done by addition of  $(A \text{ xor } B) C$  and  $(A \text{ xnor } B) A$  so it can be even implemented using DPL logic. So, in this way carry part can be modified.



**Figure 7.2.1: modified carry part**

Implementation inside Cadence Virtuoso






Figure 7.2.2: modified carry implementation in Cadence




Figure 7.2.3: output after modifying carry part

7.3. After doing some change in xor circuit implemented in Cadence Virtuoso.






Figure 7.3.1: Schematic design after changing Xor circuit

Output after implementing circuit with modified xor circuit.



**Figure 7.3.2: Output after implementing circuit with modified xor circuit.**

#### 7.4. Final optimized circuit with reduced power dissipation.



**Figure.7.4.1 Modified carry generation module**

This carry module is implemented by using a totally different logic as XNOR and XOR have already been implemented. As by multiplying (  $A \oplus B$  ) with  $C$  and by multiplying (  $A \oplus B$  ) with input  $A$  carry part can be implemented using above given truth table. This circuit is implemented using PTL logic. So, in this way new carry generation module is able to reduce the power consumption as compared to existing designs. As power consumption of carry generation module is reduced in this way overall power consumption of whole circuit is reduced. Overall circuit with reduced power dissipation is given in figure no.7.4.2.




Figure 7.4.2. Detailed structure of proposed full adder cell




Figure 7.4.3: schematic of optimized circuit

### Output of optimized circuit




Figure 7.4.4: output of optimized circuit

- **Operation of proposed full adder**


Figure 7.4.2 represents the detailed structure of proposed full adder cell. Sum part of full adder is implemented using XNOR module. The inverter consists of transistors Mn1 and Mp1 will generate A' which can be used for the designing of the controlled inverter using Mn2 and Mp2.output of this inverter is XNOR of A and B. But because of the problem of voltage degradation Mp3 and Mn3 are introduced. Sum function implemented by second stage containing pmos transistors (Mp4, Mp5 and Mp6) and nmos transistors (Mn4, Mn5 and Mn6). Similarly carry is implemented by using nmos transistors (Mn6 and Mn7).Circuit given in fig.4 is implemented using 180nm technology in Cadence virtuoso.

**Table 7.2: Transistor sizes of proposed full adder cell in 180 nm technology**

Transistor name	Width(W)(nm)	Length(L)(nm)
Mn1,Mn6	400	180
Mp1,Mp6	800	180
Mn2,Mn3	400	180
Mp2,Mp3	800	180
Mn4,Mn5	400	180
Mp4,Mp5	400	180
Mn7,Mn8	400	180

### 7.5. Layout of proposed full adder design cell

Layout of proposed full adder circuit is made inside Cadence tool is as given in figure 7.5.After making layout DRC, LVS, RCX and RC extraction was done and this circuit is giving proper DRC, LVS, RCX and AV extraction.



**Figure 7.5 layout design of proposed full adder**

Advantage of this layout over the already existing layouts is that in this layout only Metal 1 and a little bit of metal 2 is used. So, number of interconnects in this layout will be very less. Area of this layout design is  $496\mu\text{m}^2$ . So, this circuit is better in terms of layout also.

## 7.6. Implementation of multiple bit full adders using optimized hybrid full adder

8 bit ripple carry adder, carry save adder and carry select adders are implemented inside cadence virtuoso using optimized 1 bit full adder.

### 7.6.1. Ripple carry adder




Figure 7.6.1: Ripple Carry Adder

### 7.6.2. Carry select adder




Figure 7.6.2: Carry select adder

### 7.6.3. Carry save adder




Figure 7.6.3: Carry save adder

RESULTS AND DISCUSSION

**Tool used:** Cadence Virtuoso

**Technology used :** GPD180 nm technology

First of all initial conditions for implementing all the circuits was kept same .In the starting bhattacharya paper was implemented and its analysis was done. Analysis of circuit given in *figure 7.1.2*.

**Table 8.1: Input conditions for circuit in figure 7.1.2 i.e Bhattacharya circuit**

VDC=1.8 V

Overall time period=100 ns

Input signal B	Input signal A	Input signal C
Voltage 1 = 0 V	Voltage 1 = 1.8 V	Voltage 1 = 1.8 V
Voltage 2=1.8 V	Voltage 2 = 0 V	Voltage 2 = 0 V
Period=50 ns	Period=30 ns	Period=25 ns
Pulse width=25 ns	Pulse width=15 ns	Pulse width=12.5 ns

After doing its analysis outputs were noted down static and average power and PDP was calculated as given below.

**Table 8.2 : Analysis of circuit given in figure 7.1.2 i.e Bhattacharya circuit**

**Static power consumption=496.7 pW**

**average power consumption=3.996  $\mu$ W**

Delay calculation			Power delay product (PDP in feri)
Input	output	Delay calculated	PDP
A	sum	1.271 ns	5.041
A	carry	13.78 ns	55.10
B	sum	18.70 ns	74.72
B	carry	6.2535 ns	24.988
C	sum	47.25 ps	0.1885
C	carry	12.515 ns	50.01

After implementing bhattacharya circuit further carry part was modified by implementing carry part with DPL logic so that PDP can be reduced by keeping all the input conditions same. Analysis of circuit given in *figure 7.2.2* with modified carry logic.

**Table 8.3: Input conditions for circuit in figure 7.2.2 i.e after doing modification in carry circuit**

VDC=1.8 V

Overall time period=100 ns

Input signal B	Input signal A	Input signal C
Voltage 1 = 0 V	Voltage 1 = 1.8 V	Voltage 1 = 1.8 V
Voltage 2=1.8 V	Voltage 1 = 0 V	Voltage 2 = 0 V
Period=50 ns	Period=30 ns	Period=25 ns
Pulse width=25 ns	Pulse width=15 ns	Pulse width=12.5 ns

Its static and average power consumption & PDP was calculated as given in table.

**Table 8.4 : Analysis of circuit given in figure 7.2.2 i.e after doing modification in carry circuit**

**Static power consumption=528.5 pW**

**average power consumption=4.164  $\mu$ W**

Delay calculation			Power delay product (PDP in ferri)
Input	output	Delay calculated	PDP
A	sum	1.272 ns	5.296
A	carry	13.77 ns	57.338
B	sum	18.75 ns	78.075
B	carry	6.2539 ns	26.0412
C	sum	48.31 ps	0.2011
C	carry	12.515 ns	52.11

After implementing this modified circuit modification was done in Xor circuit instead of implementing Xor circuit from Xnor using inverter Xor was implemented using DPL logic and then its analysis was done. Analysis of circuit implemented in *figure 7.3.1*

**Table 8.5: Input conditions for circuit in figure 7.3.1 i.e circuit after doing changes in xor**

**VDC=1.8 V**

**Overall time period=100 ns**

Input signal B	Input signal A	Input signal A
Voltage 1 = 0 V	Voltage 1 = 1.8 V	Voltage 1 = 1.8 V
Voltage 2=1.8 V	Voltage 1 = 0 V	Voltage 2 = 0 V
Period=50 ns	Period=30 ns	Period=25 ns
Pulse width=25 ns	Pulse width=15 ns	Pulse width=12.5 ns

Static and average power consumption was noted down and PDP was calculated which is given below.

**Table 8.6 : Analysis of circuit given in figure 7.3.1 i.e circuit after doing changes in xor**

**Static power consumption=446.8 pW**

**average power consumption=4.28  $\mu$ W**



Delay calculation			Power delay product (PDP in feri)
Input	output	Delay calculated	PDP
A	sum	1.271 ns	5.439
A	carry	13.765 ns	58.914
B	sum	18.745 ns	80.2286
B	carry	6.2549 ns	26.77
C	sum	53.45 ps	0.228
C	carry	12.515 ns	53.564

After doing analysis of all these circuits a final circuit with reduced power consumption was proposed after implementing carry part using PTL logic and its analysis was done. Analysis of circuit implemented in *figure 7.4.3*.

**Table 8.7: Input conditions for circuit in figure 7.4.3 i.e implementation using PTL logic**

**VDC=1.8 V**

**Overall time period=100 ns**

Input signal B	Input signal A	Input signal C
Voltage 1 = 0 V	Voltage 1 = 1.8 V	Voltage 1 = 1.8 V
Voltage 2=1.8 V	Voltage 1 = 0 V	Voltage 2 = 0 V
Period=50 ns	Period=30 ns	Period=25 ns
Pulse width=25 ns	Pulse width=15 ns	Pulse width=12.5 ns

Static and average power calculation was done and PDP was noted which is given below.

**Table 8.8 : Analysis of circuit given in figure 7.4.3 i.e implementation using PTL logic**

**Static power consumption=477.3 pW**

**average power consumption=3.617  $\mu$ W**

Delay calculation			Power delay product (PDP in feri )
Input	output	Delay calculated	PDP
A	sum	1.271 ns	4.597
A	carry	13.77 ns	49.806
B	sum	18.745 ns	67.801
B	carry	1.251 ns	4.524
C	sum	46.965 ps	0.169
C	carry	12.52 ns	45.28

### Analysis of multiple bit adders

After proposing a new hybrid full adder as shown in *figure 7.4.3* with reduced PDP. This circuit was used for implementing multiple bit full adders. Implementation of 8 bit ripple carry adder, carry select adder and carry save adder was carried out. Almost for all the

multiple bit adders initial conditions were kept same so that comparison can be done between different adders.

- **For Ripple carry adder**

Initial conditions for implementing ripple carry adder are as shown in table given below and its analysis was carried out. Static and average power consumption was calculated for this adder. Critical path for delay calculation was carried out. Input signals  $A_0 = A_1 = A_2 \dots$  were kept same. In the same way  $B_0 = B_1 = B_2 \dots$  were kept equal for analysis. Ripple carry adder is one of the basic adder among all of the multiple bit adders.

**Table 8.9 : Analysis of ripple carry adder**

Overall time period=10ns		
Input signal A(A <sub>0</sub> ,A <sub>1</sub> ,.....)	Input signal B(B <sub>0</sub> ,B <sub>1</sub> ,.....)	Input Signal Cin
V1=0 V	V1=1.8 V	V1=1.8 V
V2=1.8 V	V2=0 V	V2=0 V
Time period=5 ns	Time period=4 ns	Time period=5 ns
Rise time=20 ps	Rise time=20 ps	Rise time=20 ps
Fall time=20 ps	Fall time=20 ps	Fall time=20 ps

Static power consumption=2.9104 nW

Average power consumption = 272.9  $\mu$ W

Dynamic power consumption = 272.897  $\mu$ W

Critical path delay=2.1055 ns

- **Carry select adder**

Initial conditions for implementing carry select adder are as shown in table given below and its analysis was carried out. Static and average power consumption was calculated for this adder. Critical path for delay calculation was carried out. Input signals  $A_0 = A_1 = A_2 \dots$  were kept same. In the same way  $B_0 = B_1 = B_2 \dots$  were kept equal for analysis. Rest Cin signals will be same as that of input signal like  $Cin_1=A_1, Cin_2=A_2$  and so on. In case of carry select adder delay will be minimum as in this case we try to select the carry with help of mux.

**Table 8.10 : Analysis of carry select adder**

Overall time period=10ns		
Input signal A(A <sub>0</sub> ,A <sub>1</sub> ,.....)	Input signal B(B <sub>0</sub> ,B <sub>1</sub> ,.....)	Input Signal Cin
V1=0 V	V1=1.8 V	V1=1.8 V
V2=1.8 V	V2=0 V	V2=0 V

Time period=5 ns	Time period=4 ns	Time period=5 ns
Rise time=20 ps	Rise time=20 ps	Rise time=20 ps
Fall time=20 ps	Fall time=20 ps	Fall time=20 ps

Static power consumption=5.51121 nW

Average power consumption = 1.184 mW

Dynamic power consumption = 1.1 mW

Critical path delay=1.8935 ns

- **Carry save adder**

Initial conditions for implementing carry save adder are as shown in table given below and its analysis was carried out. Static and average power consumption was calculated for this adder. Critical path for delay calculation was carried out. Input signals  $A_0 = A_1 = A_2 \dots$  were kept same. In the same way  $B_0 = B_1 = B_2 \dots$  were kept equal for analysis. This adder will be used to reduce the no. of computations.

**Table 8.11 : Analysis of carry save adder**

Overall time period=10ns		
Input signal A(A0,A1,.....)	Input signal B(B0,B1,.....)	Input Signal Cin
V1=0 V	V1=1.8 V	V1=1.8 V
V2=1.8 V	V2=0 V	V2=0 V
Time period=5 ns	Time period=4 ns	Time period=5 ns
Rise time=20 ps	Rise time=20 ps	Rise time=20 ps
Fall time=20 ps	Fall time=20 ps	Fall time=20 ps

Static power consumption=5.82 nW

Average power consumption = 582.6  $\mu$ W

Dynamic power consumption = 582.5  $\mu$ W

Critical path delay=5.8005 ns

Delay for carry select adder is minimum while on the other hand average power consumption for ripple carry adder is minimum because of less number of transistors used in case of ripple carry adder.

## SUMMARY AND CONCLUSION

From experimental work and its analysis it is clear that the last circuit i.e circuit in figure 7.4.3 with 2 transistors in carry part is best as per as power dissipation is concerned. So, in that case PDP will also be less as compared to remaining adders. But in that case voltage drop is there that will be future work to be solved. This circuit is working for different supply voltages from 1.25V – 1.8V.

**Table 9.1: Comparison result of already existing full adders with proposed adder**

Design	Average power consumption ( $\mu$ W)	Transistor count
Bhattacharya	4.1563	16
CPL	7.17985	32
TFA	8.2491	16
TGA	8.4719	20
14 T	12.7217	14
10 T	14.3449	10
HPSC	6.3798	22
Majority based	6.3227	—
24T	15.91	24
FA_HYBRID	5.978	24
FA_DPL	19.56	22
FA_SR-CPL	20.78	20
Proposed	3.617	14

Proposed layout will be better as compared to already existing layouts. Advantage of this layout over the already existing layouts is that in this layout only Metal 1 and a little bit of metal 2 is used. So, number of interconnects in this layout will be very less. Area of this layout design is  $496\mu\text{m}^2$ . So, this circuit is better in terms of layout also.

Among multiple bit adders each adder has certain advantages and disadvantages so according to requirement we will be going to choose one particular adder according to application in which it is required.

## REFERENCES

---

- [1] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.23, no.10, pp.2001-2008, Oct. 2015
- [2] M. Aguirre-Hernandez, M. Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.19, no.4, pp.718-721, April 2011
- [3] M.Alioto,G. Palumbo,"Very high-speed carry computation based on mixed dynamic/transmission-gate Full Adders," in *18th European Conference on Circuit Theory and Design*, 2007. ECCTD 2007, pp.799-802, 27-30 Aug. 2007
- [4] C.H Chang, M. Zhang, J. Gu, "A novel low power low voltage full adder cell," in *Proceedings of the 3rd International Symposium on Image and Signal Processing and Analysis*, 2003. ISPA 2003, vol.1, pp.454-458 ,18-20 Sept. 2003
- [5] C.H. Chang, J.M. Gu and M. Zhang, "A review of 0.18 $\mu$ m full adder performances for tree structured arithmetic circuits," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.13, no.6, pp.686-695, June 2005
- [6] S. Goel, M.A. Elgamel and M.A. Bayoumi, "Novel design methodology for high-performance XOR-XNOR circuit design," in *Proceedings of 16th Symposium on Integrated Circuits and Systems Design*, SBCCI 2003, pp.71-76, 8-11 Sept. 2003
- [7] H.T Bui, Y. Wang and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," in *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol.49, no.1, pp.25-30, Jan 2002
- [8] J.M Wang; S.C Fang; W.S Feng, "New efficient designs for XOR and XNOR functions on the transistor level," in *IEEE Journal of Solid-State Circuits*, vol.29, no.7, pp.780-786, July 1994
- [9] M.L. Aranda, R. Báez and O.G. Diaz, "Hybrid adders for high-speed arithmetic circuits: A comparison," in *7th International Conference on Electrical Engineering Computing Science and Automatic Control (CCE)*, pp.546-549, 8-10 Sept. 2010

- [10] M.H. Moaiyeri, R.F. Mirzaee, K. Navi and T. Nikoubin, "New high-performance majority function based full adders," in *14th International CSI Computer Conference*, 2009. CSICC 2009, pp.100-104, 20-21 Oct. 2009
- [11] C.K. Tung , Y.C. Hung, S.H. Shieh and G.S. Huang, "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System," in *IEEE Design and Diagnostics of Electronic Circuits and Systems*, 2007. DDECS '07, vol.13, pp.1-4, 11-13 April 2000
- [12] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage-swing nodes," in *IEEE Workshop on Signal Processing Systems*, 1999. SiPS 99, pp.713-722, 1999
- [13] S. Wairya, G. Singh, Vishant; R.K. Nagaria and S.Tiwari, "Design analysis of XOR (4T) based low voltage CMOS full adder circuit," in *Nirma University International Conference on Engineering (NUiCONE)*, 2011, pp.1-7, 8-10 Dec. 2011
- [14] M.J Zavarei, M.R. Baghbanmanesh , E. Kargaran, H. Nabovati, A. Golmakani, "Design of new full adder cell using hybrid-CMOS logic style," in *18th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, 2011, pp.451-454, 11-14 Dec. 2011
- [15] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," in *IEEE Proceedings of Circuits, Devices and Systems*, vol.148, no.1, pp.19-24, Feb 2001
- [16] R. Zimmermann and W. Fichtner , "Low-power logic styles: CMOS versus pass-transistor logic," in *IEEE Journal of Solid-State Circuits*, vol.32, no.7, pp.1079-1090, Jul 1997
- [17] A.M. Shams, T.K. Darwish and M.A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.10, no.1, pp.20-29, Feb. 2002
- [18] M. Zhang; J. Gu; C.-H Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in *Proceedings of the 2003 International Symposium on Circuits and Systems*, 2003. ISCAS '03, vol.5, pp. 317- 320, 25-28 May 2003
- [19] S. Goel, A. Kumar and M.A. Bayoumi, "Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.14, no.12, pp.1309-1321, Dec. 2006

- [20] P. Prashanth and P. Swamy, "Architecture of adders based on speed, area and power dissipation," in *2011 World Congress on Information and Communication Technologies (WICT)*, pp.240-244, 11-14 Dec. 2011
- [21] I.Hassoune, D.Flandre, I.O'Connor and J. Legat, "ULPFA: A New Efficient Design of a Power-Aware Full Adder," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol.57, no.8, pp.2066-2074, Aug. 2010
- [22] X.W. Wu and F.P Prosser , "CMOS ternary logic circuits," in *IEEE Proceedings of Circuits, Devices and Systems* , vol.137, no.1, pp.21-27, Feb. 1990