

DESIGN & IMPLEMENTATION OF A NOVEL LOW POWER HYBRID FULL ADDER CIRCUIT

Manpreet kaur* and Rajkumar Sarma**

Abstract: In this paper 1-bit hybrid full Adder is implemented using complementary metal-oxide-semiconductor (CMOS) logic and pass transistor logic. The circuit is implemented using Cadence Virtuoso tool in 180nm technology. Performance parameters like power and layout area were compared with existing designs such as complementary pass transistor logic, transmission gate adder, transmission function adder and so on. For 1.8V supply static power consumption 477.3 pW and average power consumption is 3.617 μ W which is comparatively lower than the existing designs. Even layout is implemented and its DRC, LVS and RC extraction is done. In comparison to the existing designs this design is better in terms of power and layout.

Key Words: low power, hybrid design, Cadence Virtuoso, Layout design

1. INTRODUCTION

Usage of battery operated portable devices is increasing day by day in daily life like take case of cellular phones, personal digital assistants (PDAs) and many other applications where power consumption is basic concern nowadays. As full adder is one of the basic building block of every circuit so it is main area of focus for many researchers over the years [2],[3]. Different logic styles like transmission gate logic, Pass transistor logic, conventional CMOS logic, GDI logic have their own advantages as well as disadvantages to implement 1-bit full adder [4]-[10]. Designs can be classified into two categories: 1. Static style and 2. Dynamic style. Static style full adders are generally more reliable with less power requirement as compared to the dynamic style full adders.

Standard static complementary metal-oxide-semiconductor (CMOS), dynamic CMOS logic, complementary pass transistor logic (CPL) [4],[5] and transmission gate full adder (TGA)[6],[7] are most important logic design styles in conventional domain. Many adders use more than one logic style that is hybrid-logic design style [8]. Hybrid logic style use features of different designs for improving the performance.

Advantage of standard Complementary style based adders (28 transistors) is its robustness against voltage scaling and transistor sizing while on the other hand its disadvantage is requirement of many buffers and high input capacitance. Another complementary type design is mirror adder with maximum carry propagation delay inside the adder is relatively small as compared to the standard CMOS full adder. On the other hand CMOS shows good voltage swing restoration employing 32 transistors [4],[5] but CPL is not a good choice for low power applications because

* VLSI Design, Electronics & Communication Department Lovely Professional University manpreet240919@gmail.com

** rajkumar.sarma86@gmail.com

of its high switching activity, high transistor count and static inverters. The main disadvantage of CPL is its voltage degradation which was addressed in TGA with 20 transistors [6],[7]. 14 transistor Vesterbacka [9] uses hybrid logic style. Similarly hybrid pass-logic with static CMOS (HPSC) output full adder was proposed by Zang [10]. In such HPSC circuits XOR and XNOR functions were generated by pass transistor logic using 6 transistors and using CMOS module to produce outputs of full swing but at the cost of increased transistor count and reduction in speed.

Main objective of this paper is to reduce the power consumption of the full adder as compared to already existing full adders. The circuit is implemented in 180nm technology in cadence virtuoso. For 1.8 V power supply and overall time period of 100ns static power is 477.3 pW and average power consumption was coming out to be 3.6 μ W. After this layout of the proposed design was implemented and it's DRC, RCX, LVS and RC extraction was done.

This paper is divided into further 5 sections. In the 2nd section includes design approach of proposed full adder in which internal structure has been explained means its modules and how these modules are implemented and change done in proposed structure. In the 3rd section operation of proposed full adder means how it working and initial conditions have been discussed like overall time period and period for which each input signal is running etc. It also includes comparative study of proposed full adder with different full adders which were proposed previously. It also includes width and length ratios of different transistors used in structure. In the 4th section details of layout has been discussed and how it is better than other layouts. Finally in the end conclusion is given.

2. DESIGN APPROACH OF PROPOSED FULL ADDER

Basically full adder consists of 3 modules as shown in figure 1. Module 1 basically for implementation of XNOR circuit. Module 2 is for generation of SUM output using XNOR circuit whereas Module 3 is for carry generation.




Figure. 1 Schematic structure of proposed full adder

2.1 Design of XNOR circuit

XNOR module is main module of full adder so if power consumption of this module is reduced. So, if power consumption of this module can be reduced then overall power consumption can be reduced. In this circuit basically XNOR circuit has been use implement the whole circuit.[1]




Figure. 2 XNOR module

XNOR circuit is reduced by the use of weak inverters formed by transistors Mp1 and Mn1 as shown in figure 2. Even full output swing of is guaranteed by Mp3 and Mn3 as shown in figure 2. Many topologies of XOR/XNOR circuit have been studied in [6] and [11]-[13]. In this circuit basically XNOR module is implemented using modified form of PTL logic i.e DPL logic so that switching will be reduced and even power consumption will be less as compared to existing XNOR modules. Even after implementing XNOR module XOR can be implemented using inverter. This circuit is implemented in such a way so that output swing will be more.

2.2 Modified carry block

In this circuit basically modification in carry block is done to reduce the power consumption. In this circuit carry block is implemented by doing a change in the carry block. Carry block is implemented by PTL logic in a different way so as reduce the power consumption.

Table 1
Carry implementation using XOR & XNOR

A	B	C	$(A \oplus B)C$	$(A \odot B)A$	CARRY
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	1	0	1
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	1	1
1	1	1	0	1	1

So, from table 1 it is very well clear that carry implementation can be done by addition of $(A \oplus B)C$ and $(A \odot B)A$ so it can be even implemented using PTL logic. So, in this way carry part can be modified.




Figure. 3 Modified carry generation module

This carry module is implemented by using a totally different logic as XNOR and XOR have already been implemented. As by multiplying (A xor B) with C and by multiplying (A xnor B) with input A carry part can be implemented using above given truth table. This circuit is implemented using PTL logic. So, in this way new carry generation module is able to reduce the power consumption as compared to existing designs. As power consumption of carry generation module is reduced in this way overall power consumption of whole circuit is reduced. Overall circuit with reduced power dissipation is given in figure no.4.




Figure 4. Detailed structure of proposed full adder cell

3. OPERATION OF PROPOSED FULL ADDER

Figure 4 represents the detailed structure of proposed full adder cell. Sum part of full adder is implemented using XNOR modules. The inverter comprises of transistors Mp1 and Mn1 will generate A' which can be used to design the controlled inverter using Mp2 and Mn2. output of this inverter is XNOR of A and B. But because of the problem of voltage degradation Mp3 and Mn3 are introduced. Sum function implemented by second stage containing pmos transistors (Mp4, Mp5

and Mp6) and nmos transistors (Mn4, Mn5 and Mn6). Similarly carry is implemented by using nmos transistors (Mn6 and Mn7). Circuit given in fig.4 is implemented using 180nm technology in Cadence virtuoso. This circuit was implemented at 100ns overall time period using initial conditions as given in *table* below.

Table 2.
Initial conditions for proposed full adder

<i>Input signal B</i>	<i>Input signal A</i>	<i>Input signal C</i>
Voltage 1 = 0 V	Voltage 1 = 1.8 V	Voltage 1 = 1.8 V
Voltage 2=1.8 V	Voltage 2 = 0 V	Voltage 2 = 0 V
Period=50 ns	Period=30 ns	Period=25 ns
Pulse width=25 ns	Pulse width=15 ns	Pulse width=12.5 ns

For given conditions static power of proposed circuit was coming out to be 477.3 pW and average power consumption was coming out to 3.6 μ W which is comparatively less as compared to existing designs. Given circuit is working properly from voltage 1.25V-1.8V

Table 3.
Transistor sizes of proposed full adder cell in 180 nm technology

<i>Transistor name</i>	<i>Width(W)(nm)</i>	<i>Length(L)(nm)</i>
Mn1, Mn6	400	180
Mp1, Mp6	800	180
Mn2, Mn3	400	180
Mp2, Mp3	800	180
Mn4, Mn5	400	180
Mp4, Mp5	400	180
Mn7, Mn8	400	180

Table 4.
Simulation results of full adders in 180nm technology with supply voltage of 1.8V

<i>Design</i>	<i>Average power consumption (μW)</i>	<i>Transistor count</i>	<i>References</i>
Bhattacharya	4.1563	16	[1]
CPL	7.17985	32	[4],[5]
TFA	8.2491	16	[18]
TGA	8.4719	20	[6],[7]
14 T	12.7217	14	[9]
10 T	14.3449	10	[21]
HPSC	6.3798	22	[10]
Majority based	6.3227	—	[20]
24T	15.91	24	[2]
FA_HYBRID	5.978	24	[3]
FA_DPL	19.56	22	[17]
FA_SR-CPL	20.78	20	[17]
Proposed	3.617	14	Present

4 LAYOUT OF PROPOSED FULL ADDER DESIGN CELL

Layout of proposed full adder circuit is made inside Cadence tool is as given in *figure 5*. After making layout DRC, LVS, RCX and RC extraction was done and this circuit is giving proper DRC, LVS, RCX and AV extraction.




Figure. 5 Layout Design of Proposed Full Adder

Advantage of this layout over the already existing layouts is that in this layout only Metal 1 and a little bit of metal 2 is used. So, number of interconnects in this layout will be very less. Area of this layout design is $496\mu\text{m}^2$. So, this circuit is better in terms of layout also.

5. CONCLUSION

The proposed full adder has average power consumption of $3.61\mu\text{W}$ and after finding its critical path delay is coming out to be 18.745ns . This proposed structure is better in terms of layout because of less number of metal wires used in layout. This circuit is working properly from 1.25 V to 1.8 V .

Acknowledgement

Authors are thankful to school of VLSI technology of Lovely Professional University, Phagwara for providing the resources for doing simulation.

References

- [1] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.23, no.10, pp.2001-2008, Oct. 2015
- [2] C.-K. Tung, Y.-C. Hung, S.-H. Shieh and G.-S. Huang, "A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System," in IEEE Design and Diagnostics of Electronic Circuits and Systems, 2007. DDECS '07, vol.13, pp.1-4, 11-13 April 2007
- [3] S. Goel, A. Kumar and M.A. Bayoumi, "Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.14, no.12, pp.1309-1321, Dec. 2006

- [4] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," in IEEE Proceedings of Circuits, Devices and Systems, vol.148, no.1, pp.19-24, Feb 2001
- [5] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," in IEEE Journal of Solid-State Circuits, vol.32, no.7, pp.1079-1090, Jul 1997
- [6] C.H. Chang, J.M. Gu and M. Zhang, "A review of 0.18 μ m full adder performances for tree structured arithmetic circuits," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, no.6, pp.686-695, June 2005
- [7] A.M. Shams, T.K. Darwish and M.A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.10, no.1, pp.20-29, Feb. 2002
- [8] M.L. Aranda, R. Báez and O.G. Diaz, "Hybrid adders for high-speed arithmetic circuits: A comparison," in 7th International Conference on Electrical Engineering Computing Science and Automatic Control (CCE), pp.546-549, 8-10 Sept. 2010
- [9] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage-swing nodes," in IEEE Workshop on Signal Processing Systems, 1999. SiPS 99, pp.713-722, 1999
- [10] M. Zhang; J. Gu; C.-H Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03, vol.5, no., pp.V-317-V-320 vol.5, 25-28 May 2003
- [11] S. Wairya, G. Singh, Vishant; R.K. Nagaria and S.Tiwari, "Design analysis of XOR (4T) based low voltage CMOS full adder circuit," in Nirma University International Conference on Engineering (NUICONE), 2011, pp.1-7, 8-10 Dec. 2011
- [12] S. Goel, M. Elgamel and M.A. Bayoumi, "Novel design methodology for high-performance XOR-XNOR circuit design," in SBCCI 2003. Proceedings. 16th Symposium on Integrated Circuits and Systems Design, 2003, pp.71-76, 8-11 Sept. 2003
- [13] J.-M Wang; S.-C Fang; W.-S Feng, "New efficient designs for XOR and XNOR functions on the transistor level," in IEEE Journal of Solid-State Circuits, vol.29, no.7, pp.780-786, Jul 1994
- [14] P. Prashanth and P. Swamy, "Architecture of adders based on speed, area and power dissipation," in 2011 World Congress on Information and Communication Technologies (WICT), pp.240-244, 11-14 Dec. 2011
- [15] M.J Zavarei, M.R. Baghbanmanesh, E. Kargar, H. Nabovati, A. Golmakani, "Design of new full adder cell using hybrid-CMOS logic style," in 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2011, pp.451-454, 11-14 Dec. 2011
- [16] I.Hassoune, D.Flandre, I.O'Connor and J. Legat, "ULPFA: A New Efficient Design of a Power-Aware Full Adder," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, no.8, pp.2066-2074, Aug. 2010
- [17] M. Aguirre-Hernandez, M. Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, no.4, pp.718-721, April 2011
- [18] M.Alioto, G. Palumbo, "Very high-speed carry computation based on mixed dynamic/transmission-gate Full Adders," in 18th European Conference on Circuit Theory and Design, 2007. ECCTD 2007, pp.799-802, 27-30 Aug. 2007
- [19] X.W. Wu and F.P Prosser, "CMOS ternary logic circuits," in IEEE Proceedings of Circuits, Devices and Systems, vol.137, no.1, pp.21-27, Feb. 1990
- [20] M.H. Moaiyeri, R.F. Mirzaee, K. Navi and T. Nikoubin, "New high-performance majority function based full adders," in 14th International CSI Computer Conference, 2009. CSICC 2009, pp.100-104, 20-21 Oct. 2009
- [21] H.T Bui, Y. Wang and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.49, no.1, pp.25-30, Jan 2002

