

# Post Layout Simulation & Corner analysis on Folded Cascode Current Mirror Circuit

Rajkumar Sarma<sup>#</sup>, Manendra Singh  
VLSI Design, SEEE, Lovely Professional University, Punjab

## Abstract

Current mirror is the basic building block in analog circuit design for providing the biasing voltage to so many components in the system. In this paper a high performance MOSFET current mirror in a folded cascode configuration is designed. The layout of the proposed circuit is also designed and its corner analysis is done with FF, FS, SF and SS with varying temperature between -25°C to 80°C and this circuit works perfectly when going for fast fast (FF) simulation in these extreme ranges of temperatures.

**Keyword:** Current Mirror, Folded Cascode, Layout, Post-Layout-Simulation

## I. INTRODUCTION

Post layout simulation is very important for any design as it gives us the clear picture of what is going to happen when including all the parasitic value, to do post layout of your design we need to compare the result of our file with the extracted view of your layout design and the result we got when we have compared these three different output varies a lot. The output AV\_old\_layout when compared with the schematic is 65.56% same which is a very large deviation of our result but when we compared our AV\_new\_layout with our schematic file we get to know that our design is 99.99% accurate which tells us that the layout design of any circuit can deviates or change the output when including the parasitic capacitance and resistance. So, designing of the layout should be very precious with less usage of any poly material as that might change our output.




Fig. 1: Post layout simulation

## II. POST LAYOUT SIMULATION

Post layout simulation results shows that there is quite a lot of deviation due to the parasitic value added due to metal and poly material so after designing the efficient layout of the circuit with less poly silicon material and less metals we can achieve exact ranges of value which we find in schematic and those values are exactly matched as shown in below figure 2.




Fig. 2: Post layout simulation of current mirror.

From the above circuit we get to know that there is only 65.56% similarity of the design00 between schematic and the old layout design and when we have designed the efficient new design layout with less metal and poly material we have achieved 99.99% similarity output which is quite a good design of the circuit as shown in figure 2.

### III. CORNER ANALYSIS

Corner analysis of the circuit is done to know the behaviour of the circuit with extreme changes of parameter that is due to manufacturing variations. When the chip is manufactured theoretically, we can predict yield as the process variation is constant but when we move in practical point these process variations varies around their ideal point which in result effect the total yield of the manufacturing. When working in schematic we basically deal with FEOL (Front end of line) which affect the performance of the circuit and second one is BEOL (back end of line) which will affect parasitic. So, corner analysis will tell us the performance generated due to variation expected due to process, voltage and temperature, and these results will tell us that the extreme change in the condition will my design will work or not. There are four corner FF, FS, SF and SS which will define my circuit behaviour. On doing the corner analysis on my circuit of folded cascade current mirror we get to know that there is lot of variation of the output with skewed corners that is FS. Corner analysis for FF, SS and SF is somewhat similar with less change in the output current values as shown below, Nominal is the one where there is no variation included.

Table 1: Corner Analysis without temperature

Serial Number	Type of Corner	Input current (A)	Output current (A)
1	Nominal (NN)	14.5516u	15.5339u
2	Fast-Fast (FF)	58.1041u	58.0899u
3	Fast-Slow (FS)	55.2225u	48.4381u
4	Slow-Fast (SF)	2.20703u	2.90588u
5	Slow-Slow (SS)	2.09532u	2.39805u

On doing the temperature variation of the circuit from -25°C to 80°C there is lot of variation in every corner except in FF as shown in table.

Table 2: Corner analysis with temperature

Serial Number	Type of corner Analysis	Input current (A)		Output current (A)	
		Temperature		Temperature	
		-25°C	80°C	-25°C	80°C
1	Fast-Fast(FF)	47.707u	65.747u	47.843u	65.737u
2	Fast-Slow(FS)	45.143u	62.629u	40.02u	54.49u
3	Slow-Fast(SF)	9333.27n	4.0413u	1.2811u	5.1868u
4	Slow-Slow(SS)	879.94n	3.8593u	1.0335u	4.3496u

#### IV. CONCLUSION AND FUTURE SCOPE

The proposed circuit uses folded cascode current mirror with the range 100m-600m voltage & perfect current mirroring at  $V_{bias}=550mV$ . The output resistance of the folded cascode current mirror came out to be  $16.3M\Omega$ . It's corner analysis is done with and without temperature variations and for fast-fast (FF) variation the circuit is showing less variation when adding the extreme temperature variation of  $-25^{\circ}C$  and  $80^{\circ}C$  as shown in table 2. Its output voltage equation is derived that shows the involvement of reference current into the output voltage. Further this design can be used to implement any bigger circuit like in amplifier and can be act as a current source.

#### REFERENCE

- [1] Yan, Zushu, et al. "Nested-current-mirror rail-to-rail-output single-stage amplifier with enhancements of DC gain, GBW and slew rate." *IEEE Journal of Solid-State Circuits* 50.10 (2015): 2353-2366.
- [2] Zhou, Jun, et al. "An ultra-low voltage level shifter using revised wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage." *IEEE Transactions on Circuits and Systems I: Regular Papers* 62.3 (2015): 697-706.
- [3] Jung, Seungwoo, et al. "An investigation of single-event transients in C-SiGe HBT on SOI current mirror circuits." *IEEE Transactions on Nuclear Science* 61.6 (2014): 3193-3200.
- [4] Li, Sinan, and SY Ron Hui. "Self-configurable current-mirror circuit with short-circuit and open-circuit fault tolerance for balancing parallel light-emitting diode (LED) string currents." *IEEE Transactions on Power Electronics* 29.10 (2014): 5498-5507.
- [6] Esparza-Alfaro, F., et al. "High-performance micropower class AB current mirror." *Electronics letters* 48.14 (2012): 823-824.
- [7] Paulik, George F., and Raymond P. Mayer. "Differential Amplifier with Current-Mirror Load: Influence of Current Gain, Early Voltage, and Supply Voltage on the DC Output Voltage." *IEEE Transactions on Education* 55.2 (2012): 233-237.
- [8] Shi, Long Xing, et al. "A 1.5-V current mirror double-balanced mixer with 10-dBm IIP3 and 9.5-dB conversion gain." *IEEE Transactions on Circuits and Systems II: Express Briefs* 59.4 (2012): 204-208.
- [9] Li, Si Nan, et al. "Novel self-configurable current-mirror techniques for reducing current imbalance in parallel light-emitting diode (LED) strings." *IEEE Transactions on Power Electronics* 27.4 (2012): 2153-2162.
- [10] Jablonski, Michal, Gilbert De Mey, and Andrzej Kos. "Quad configuration for improved thermal design of cascode current mirror." *Electronics Letters* 48.2 (2012): 80-82.
- [11] Lee, S., et al. "Low-voltage bandgap reference with output-regulated current mirror in 90 nm CMOS." *electronics letters* 46.14 (2010): 976-977.
- [12] Laoudias, C., and C. Psychalinos. "Low-voltage CMOS adjustable current mirror." *Electronics letters* 46.2 (2010): 124-126.
- [13] Saberi, Mehdi, and Ala Talebzadeh Shooshtari. "A low-power wide-range voltage level shifter using a modified Wilson current mirror." *Iranian Conference on Electrical Engineering (ICEE)*. 2016.
- [14] Julien, Mohan, et al. "Formal analysis of bandwidth enhancement for high-performance active-input current mirror." *Design & Technology of Integrated Systems In Nanoscale Era (DTIS), 2017 12th International Conference on*. IEEE, 2017.
- [15] Ha, Dongwoo, Yujin Park, and Suhwan Kim. "A current-mirror technique used for high-order curvature compensated bandgap reference in automotive application." *Circuits and Systems (MWSCAS), 2016 IEEE 59th International Midwest Symposium on*. IEEE, 2016.
- [16] Sooksood, Kriangkrai. "Wide current range and high compliance-voltage bulk-driven current mirrors: Simple and cascode." *Circuits and Systems (APCCAS), 2016 IEEE Asia Pacific Conference on*. IEEE, 2016.
- [17] Bansal,

- Nidhi, and Rishikesh Pandey. "A Novel Current Subtractor Based on Modified Wilson Current Mirror Using PMOS Transistors." *Micro-Electronics and Telecommunication Engineering (ICMETE)*, 2016 International Conference on. IEEE, 2016.
- [18] Lutkemeier, Sven, and Ulrich Ruckert. "A subthreshold to above-threshold level shifter comprising a wilson current mirror." *IEEE Transactions on Circuits and Systems II: Express Briefs* 57.9 (2010): 721-724.
- [19] Raguvaran, E., et al. "A very-high impedance current mirror for bio-medical applications." *Recent Advances in Intelligent Computational Systems (RAICS)*, 2011 IEEE. IEEE, 2011.
- [20] Raj, Nikhil, Ashutosh Kumar Singh, and A. K. Gupta. "Low-voltage bulk-driven self-biased cascode current mirror with bandwidth enhancement." *Electronics Letters* 50.1 (2014): 23-25.
- [21] Tzschoppe, Christoph, et al. "Theory and design of advanced CMOS current mirrors." *Microwave and Optoelectronics Conference (IMOC)*, 2015 SBMO/IEEE MTT-S International. IEEE, 2015.
- [22] "Program", 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), 2016.

