
Stages 2+3 after each stride
1250
1000
750
500
250
0
clk_sys cycles
1015 cycles per sample
measured (RTL)
Stage 2: D+2
Stage 3: 6(D+1)+2
8
12
16
20
24
channels C


Memory, sized for C=24 (total 13.5 kbit)
feature banks
weights
μ, k
x_q
history
biases
3072 bit
5760 bit
3240 bit
960 bit
240 bit
192 bit
0
1
2
3
4
5
6
7
kbit