
every sample
SPI read: 64 bits x 2 cycles
Stage 1 (8)
98th sample
Stage 2 (42)
next CONVST
0
50
100
150
200
250
clock cycles within one sample (260 cycles = 1.016 ms at 256 kHz)
per stride
Stage 2
Stage 3: 3 x (40 + 1) + 2
chain: 96 + N + 2
decision
0
50
100
150
200
250
300
clock cycles after the last sample of a stride (8 channels per board)