
Stage 2 + 3 (measured, RTL)
Stage 1 per sample
sample period: 1015 cycles
clk_sys cycles
1000
500
0
8
12
16
20
24
Channels C