

**University of Central Florida**

**Department of Computer Science**

**CDA 5106: Spring 2020**

**Machine Problem 1: Cache Design, Memory Hierarchy Design**


**by**

**VINAY AMBRE**

Honor Pledge: "I have neither given nor received unauthorized aid on this test or assignment."


Student's electronic signature: \_\_\_\_\_VINAY AMBRE\_\_\_\_\_  
(sign by typing your name)

## 1.L1 cache exploration : SIZE and ASSOC on miss rate.




1. As we can see, as the cache size increases for each associativity, the miss rate reduces exponentially until a point and then remains constant.
2. For, cache having fixed size as the associativity increases the miss rate reduces significantly initially but stabilizes afterwards.

## 2.L1 cache exploration : SIZE and ASSOC on AAT




1. The cache configuration of only L1 Cache and Block size = 32 gives lowest AAT.
2. Associativity is Fully Associative and AAT is 2.839608.

### 3.Replacement policy study



1. AAT is lowest for the Optimal replacement policy. The gap decreases afterwards for large size caches.
2. LRU replacement policy is the second best after Optimal.

### 4.Inclusion property study



1. AAT is higher for inclusive property than non-inclusive property. But as the cache size increases, the gap between them decreases.
2. Inclusive property works better with systems having multiple cache and cores. Non-inclusive is good for cache with small size.