

# TSA (32 bit machine)

## Opcode

## Function

## Example

- |          |                                 |   |
|----------|---------------------------------|---|
| 1) IN    | Input from user                 | IN X  |
| 2) OUT   | Output                          | OUT X   |
| 3) JMP   | Jump to                         | JMP LABEL   |
| 4) HLT   | Halt the program                | HLT   |
| 5) JNE   | Jump if not equal               | JNE LABEL   |
| 6) JEQ   | Jump if equals                  | JEQ LABEL   |
| 7) CMP   | compare                         | CMP R <sub>1</sub> , R <sub>2</sub>   |
| 8) JLT   | Jump if less than               | JLT LABEL   |
| 9) JGT   | Jump if greater than            | JGT LABEL   |
| 10) ADD  | add value                       | ADD R <sub>1</sub> , R <sub>2</sub> = R <sub>2</sub> R <sub>1</sub> + R <sub>2</sub>      |
| 11) SUB  | Subtract values                 | SUB R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>1</sub> + R <sub>2</sub>   |
| 12) MUL  | multiply value                  | MUL R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>1</sub> *R <sub>2</sub>    |
| 13) DIV  | Divide value                    | DIV R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>2</sub> /R <sub>1</sub>    |
| 14) INC  | add <sup>r</sup> by 1           | INC R <sub>1</sub> => R <sub>1</sub> = R <sub>1</sub> +1                                  |
| 15) DEC  | subtract value by 1             | DEC R <sub>1</sub> => R <sub>1</sub> = R <sub>1</sub> -1                                  |
| 16) OR   | logical OR                      | OR R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>1</sub> OR R <sub>2</sub>   |
| 17) AND  | logical AND                     | AND R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>1</sub> AND R <sub>2</sub> |
| 18) XOR  | exclusive OR                    | XOR R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub> = R <sub>1</sub> XOR R <sub>2</sub> |
| 19) NOT  | 1's complement                  | NOT R <sub>1</sub> => R <sub>1</sub> = NOT R <sub>1</sub>                                 |
| 20) SWP  | exchange                        | SWP R <sub>1</sub> , R <sub>2</sub> => R <sub>2</sub>                                     |
| 21) POP  | Pop from stack                  | POP R <sub>1</sub>  |
| 22) PUSH | Push into stack                 | PUSH R <sub>1</sub>   |
| 23) RET  | Procedure RETURN from procedure | RET   |
| 24) TEST | Boolean AND                     | TEST R <sub>1</sub> , R <sub>2</sub>  |
| 25) SHR  | Logical right shift             | SHR \$1, R <sub>2</sub>   |
| 26) SAL  | Logical Shift left              | SAL \$1, R <sub>2</sub>   |

classmate

Date \_\_\_\_\_

Pages \_\_\_\_\_

MOV R1 R2

void stack frame


more values

2) have

MOV

## 2) Memory model :-

- We are using aligned memory model.
- Because it is structured memory model and helps us to retrieve data fastly.



## 3) Registers :-

### • Special Purpose Register

- Stack Pointer (SP), Base Pointer (BP), PC.
- Flags - zero, carry, sign (3 registers)

### • General purpose Registers : 20 ( $R_0 - R_{19}$ )

- 5 bits for address

$$R_0 = 00,000$$

$$R_1 = 00,001$$

$$R_2 = 01,001$$

$$R_3 = 10011$$

$$R_4 = \dots$$

11


Algorithms  
Data  
Design

### Instruction design:


- v) Instruction design:
  - i) Instruction length = variable length opcodes length (min bit) according to address instruction 22) address length = 5 bit (for each register)

Instruction format :-

i) One opcode & 2 address instruction




ii) CMP:




This instruction compares two values:  $R_1$  and  $R_2$ .

iii) ADD:




$$\text{Ex. } R_2 = R_1 + R_2$$

iv) SUB:




$$\text{Ex. } R_2 = R_1 - R_2$$

(vii)




$$R_2 = R_2 * R_1$$

(v)




$$R_2 = R_2 / R_1$$

(vi) INC:




$$R_1 = R_1 + 1$$

(vii) DEC:




$$R_1 = R_1 - 1$$

(W1) OR : Logical OR




$$R_2 = R_1 \text{ OR } R_2$$

(W2) AND: Logical AND




$$R_2 = R_1 \text{ AND } R_2$$

(W3) XOR : exclusive OR



$$R_2 = R_1 \text{ XOR } R_2$$

(W4) SWP : exchange




exchange values of R<sub>1</sub> and R<sub>2</sub>

(2)


Booleean

(xii) TEST : Boolean




TEST R<sub>1</sub>, \$1  
Generates zero flag.

(xiii) SHR : logical right shift




Shift R<sub>2</sub> one bit Right.

(xiv) SAR : logical shift left




Shift R<sub>2</sub> one bit Left

(2) One Opcode & 1 address Instruction :-




(1) IN : Input




Ex. IN X IN RegO, PortAdd

(2) OUT : Output




Ex. OUT X

(3) JMP : Jump to



Ex. JMP Hello


Jump if not equal



(8)

Ex. JNE Q1


(5) JEG : Jump if equals



(5)

Ex. JEG Q1


(6) JLT : Jump if less than



(6)

Ex. JLT Q1


(7) JGT : Jump if greater than



(7)


6% JGT 0;

(8) POP: Pop from the stack.




→ uit R<sub>i</sub> from the stack

(9) PUSH: Push into the stack




→ uit R<sub>i</sub> into the stack

(10) NOT: 1's complement




→ uit givt R<sub>i</sub>'s 1's complement

(11) One operand & zero address instructions:




1) HLT : Halt the program




(-x) HLT

2) RET : Return from Procedure



(-x) RET

3) LEAVE



→ Undo Stack frame

## Opcode & Its Binary Expansion :-

CMP → 0~~0000~~000

ADD → 0~~0000~~001

SUB → 0~~0000~~010

MUL → 0~~0000~~011

DIV → 0~~0000~~0100

INC → 0~~0000~~0101

DEC → 0~~0000~~0110

OR → 0~~0000~~0111

AND → 0~~0000~~01000

XOR → 0~~0000~~01001


SWP → 0~~0000~~01010

TEST → 0~~0000~~01011

SHR → 0~~0000~~01100


SAL → 0~~0000~~01101

(1) JNE : Jump if not equal




Ex. JNE Q1

(2) JNE0 : Jump if unequal




Ex. JNE0 Q1

(3) JLT : Jump if less than



Ex. JLT Q1

(4) JGT : Jump if greater



7)  $\{ \begin{array}{l} 01110 \\ 0111100000 \end{array} \}^{22 \text{ bit length}}$

Mov  $\rightarrow 0 \underbrace{\dots}_{18}$  01110

IN  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100000

OUT  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100001

JMP  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100010

JNE  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100011

JEQ  $\rightarrow 0 \underbrace{\dots}_{18}$  01111000100

JLT  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100101

JGT  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100110

POP  $\rightarrow 0 \underbrace{\dots}_{18}$  0111100111

PUSH  $\rightarrow 0 \underbrace{\dots}_{18}$  0111101000

NOT  $\rightarrow 0 \underbrace{\dots}_{18}$  0111101001

HLT  $\rightarrow 0 \underbrace{\dots}_{18}$  01111010100000

RET  $\rightarrow 0 \underbrace{\dots}_{18}$  0111101010000000

LEAVE  $\rightarrow 0 \underbrace{\dots}_{18}$  0111101010000000

b)  $\{ \begin{array}{l} 01010 \\ 0111100000 \end{array} \}^{22 \text{ bit length}}$

## 7) Addressing Mode :-

a) Direct Addressing Mode →  
Eg. ~~ba~~ (load effective address)  
~~base + 200, R05~~

b) Immediate Addressing Mode →  
Eg. Mov \$23, R02

c) Register Addressing mode

Eg → Sub R04, R05

$$R05 = R05 - R04$$

d) Register indirect Addressing Mode →

Eg → ~~base [R05]~~, R06

e) Indexed Addressing Mode

~~base R05, offset R06~~  
~~base R1 + R06, R05~~

## 8) Instruction Type →

a) Data Movement →

Reg → Reg  
Reg → Mem  
Mem → Reg

b) Dyadic Operations →

Mov E1 R2

c) Monadic operation  
Operation which requires one operand

Ex - SAR R1

d) Conditional type  
Ex - JNE LO

e) Procedure Call Instruction  
Ex - CALL GCD

g) Flow of Control Handling →  
Flow of control in our program is disturbed by operation like JNE, CALL, RET etc.

