MICROCONTROLLER-BASED **ACCESS CONTROL SYSTEM**

VINAY CHADDHA*

ecurity is a prime concern in our dayto-day life. Everyone wants to be as much secure as possible. An accesscontrol system forms a vital link in a security chain. The microprocessor-based digital lock presented here is an accesscontrol system that allows only authorised persons to access a restricted area.

System overview

The block diagram of the access-control system is shown in Fig. 1. The system comprises a small electronic unit with a numeric keypad, which is fixed outside the entry door to control a solenoid-operated lock. When an authorised person enters a predetermined number (password) via the keypad, the relay operates for a limited time to unlatch the solenoid-operated lock so the door can be pushed/pulled open. At the end of preset delay, the relay de-energises and the door gets locked again. If the entered password is correct the unit gives three small beeps, and if the entered password is wrong it gives a longer beep of one second.

The system uses a compact circuitry built around Motorola's MC68HC705KJ1 microcontroller and a non-volatile I2C EEPROM (ST24C02) capable of retaining the password data for over ten years.

The user can modify the password as well as relay-activation time duration for door entry. This version of software enables use of the unit even without the I²C EEPROM. (However, without EEPROM, the password and relay-activation time duration will be reset to default values on interruption of the power supply.)

Hardware details

Fig. 2 shows the access control circuit. Its main components are a microcontroller, I²C memory, power supply, keypad, relay, and buzzer.

Microcontroller. The MC68HC705KJ1 microcontroller from Motorola has the following features:

- · Eleven bidirectional input/output (I/O) pins
- 1240 bytes of OTPROM program memory
 - 64 bytes of user RAM
 - 15-stage multiple-function timer

Out of eleven I/O pins, seven lines have been used for the keyboard, one for the buzzer, one for relay operation, and two (SCL and SDA, i.e. serial clock and serial data lines) for communication with I2C EEPROM.

I²C memory. A two-wire serial EEPROM




Fig. 1: Block diagram of the access-control system

R1-R6 - 10-kilo-ohm R7-R9 - 1-kilo-ohm Capacitors: C1, C2 - 33pF ceramic disk 16-pin C3, C4, C6, C7 - 0.1µF ceramic disk - 10µF, 10V electrolytic Miscellaneous: Xtal (Y1) - 4MHz quartz crystal PZ1 (BZ1) - Ceramic piezo buzzer Con1 - Power-supply connector Con2 - 2-pin male/female Berg connectors - 7-pin male/female Berg connectors SW1-SW12 - Tactile keyboard switch RL1 (RLY1) - 1C/O, 12V, 250-ohm miniature relay

ible 2048-bit (2-kbit) EEPROM is organised as 256x8 bits. It can retain data for more than ten years. Using just two lines (SCL and SDA) of the memory, the microcontroller can read and write the bytes corresponding to the data required to be stored.

PARTS LIST

- MC68HC705KJ1

microcontroller

ST24C02 I2C EEPROM

- MN1280 reset stabiliser

- 7805 + 5V regulator

- BC547 npn transistor

- 1N4007 rectifier diode

- Red LED

Resistors (all $\frac{1}{4}$ -watt, \pm 5% carbon, unless

Semiconductors:

IC1(U1)

IC2 (U2)

IC3 (MN1)

IC4 (Reg1)

T1, T2

(Q1, Q2)

stated otherwise):

D1, D2

LED1

(*Note*. For details of the microcontroller and programming of I²C EEPROM, you may refer to the article 'Caller ID Unit Using Microcontroller' published in April '99 issue of EFY and the article 'Remote-controlled Audio Processor Microcontroller' published in Sep. '99 issue of EFY. For additional data on Motorola microcontrollers, refer to EFY-CDs of this vear's January and February issues. The information pertaining to I2C EEPROM is available on STMicroelectronics' Website.)

Power supply. The power supply unit provides a constant 5V supply to the entire unit. This is a conventional circuit us-

the

This I2C bus-compat-




Fig. 2: Schematic diagram of the access-control system

ing external 12V DC adaptor and fixed 3pin voltage regulator 7805. Diode D1 is used in series with 12V input to avoid damage to the unit in case reverse voltage is applied by mistake.

Keypad. A 12-key numeric keypad for password entry is connected to the microcontroller. The keypad is also used for modifying the default password as well as relay-activation time period. To economise on the use of I/O pins, we use only seven pins for scanning and sensing

The keypad is arranged in a 3x4 matrix. There are four scan lines/pins, which are set in output mode, and three sense keys, which are used as input lines to the microcontroller.

At 5ms interval, the microcontroller sets one of the four scan lines as low and other three scan lines as high, and then checks for the status of sense lines one by one. If any of the sense lines is found low, it means that a key at the intersection of a specific scan line and sense line has been pressed.

Similarly, after 5 ms, the next scan line is made low and remaining three scan lines are taken high, and again all three sense lines are checked for low level. This way the microcontroller can check whether




Fig. 3: Flow-chart for changing the password

any of the twelve keys is pressed.

Due to the high speed of the microcontroller, status of different keys is checked in less than 100 ms and a keypress is detected and identified. As the keys are pressed manually by the user, this delay of 100 ms is not noticeable. The




Fig. 4: Flow-chart for changing the relayactivation duration

net result is that we save on I/O pins of the microcontroller by sacrificing almost nothing.

Relay. A single-pole double-throw (SPDT) relay is connected to pin 9 of the microcontroller through a driver transistor. The relay requires 12 volts at a cur-




Fig. 5: Actual-size, single-side PCB for the access-control system without keypad (Main PCB)




Fig. 6: Actual-size, single-side PCB for the keypad

rent of around 50 mA, which cannot be provided by the microcontroller. So the driver transistor is added. The relay is used to operate the external solenoid forming part of a locking device or for operating any other electrical device. Normally, the relay remains off. As soon as pin 9 of the microcontroller goes high, the relay

Buzzer. The buzzer is connected to pin 8 of the microcontroller. It beeps to indicate key and password entry. The buzzer gives a small beep whenever a key is pressed. In the case of a wrong password entry the buzzer gives a long beep, and in the case of a right password entry it gives three short beeps. The buzzer also gives short beeps as long as the relay remains energised.

Operation

The complete design is based on two parameters: the password and the relay-acti-

vation time duration. Both these parameters can be changed without making any change in the hardware. The user can change these parameters any number of times using the keypad. The flow-charts changing the password and relay-activation time duration are shown in Figs 3 and 4, respectively.

Testing

Actual-size, single-side PCBs for the access control system (without keypad) and that of the keypad are shown in Figs 5 and 6, respectively, with their component layouts in Figs 7 and 8, respectively. During assem-

bly ensure proper mating of Con 3 (female) on main PCB with SIP-7 (male) connector mounted on trackside of keypad PCB. After assembling the unit, check various points without inserting the programmed microcontroller and memory ICs as follows:


- · Connect the external power tor capable of delivering 200 mA at 12V DC), ensuring correct polarity.
- · Check input and output voltages of regulator 7805. Ensure that the input voltage is 8-12V DC from an external source. The output at pin 3 of the 7805 should be 5 volts.
- · Check 5 volts MCU (IC1) and pin in Fig. 6

8 of the memory (IC2) with respect to ground pin 7 of IC1 and pin 4 of IC2.


- · Check relay operation by shorting pin 9 of the MCU socket to 5 volts using a small wire. Normally, the relay would remain off. However, when pin 9 of the MCU socket is connected to 5V, the relay should energise.
- · Check buzzer operation by shorting pin 8 of the MCU socket to 5 volts using a small piece of wire. Normally, the buzzer would be off. As soon as you short pin 8 of the MCU socket to + SV, the buzzer will produce a continuous beep sound.
- · Physically check that only the capacitors of 27 to 33 pF are connected to crystal pins 2 and 3 of the MCU. For a higher-value capacitor, the crystal will not work.

Operation

Switch off the supply and insert only the microcontroller. Ensure correct direction and correct insertion of all the pins. Switch on the unit. On entering 1111 (default password) through the keypad, the relay



source (a DC adap- Fig. 7: Component layout for the PCB in Fig. 5



at pin 6 of the Fig. 8: Component layout for the PCB

will operate for around 10 seconds (default time duration). Each key-press gives a short beep. The buzzer will also beep for 10 seconds when the relay is 'on'. On entering some other code, say, 9999, the relay should not operate and the buzzer should give a long beep.

Change the password and the relay time. Check the op-




Fig. 9(a): Flow-chart for the access-control system, continued in Figs 9(b) and 9(c)




Fig. 9(b): Flow-chart for the access-control system, continued from Fig. 9(a)

eration with new password and relay activation period. Since there is no memory, the new password and relay time entered will be lost as soon as you switch off the unit. The next time you switch on the unit, the password is again set to 1111 and the relay time to 10 seconds as default parameters.

Now insert the memory IC and change passthe word and the relay-activation time duration. On changing the same, the new password and changed relay-activation time are saved in the memory, which will be recalled at the next power-on. (Note. In case you have forgotten the changed password, you cannot operate the unit unless you install a new/blank memory.)

Caution. Take care while connecting and using the live 220V wires.

The software

For software development the author has taken the help of Understanding Small Microcontrollers, MC68HC705KJ1 Technical Data book, and In-Circuit Simulator User's Manual. The development tools used include WinIDE software for KJ1 (including editor, assembler, simulator and programmer), in-circuit simulator (referred to as JICS board), and IBM PC with Windows OS and CD drive.

DOS-based programs can also be used for software development. So if you are comfortable with DOS or have an old computer with limited hard disk capacity, you will still face no difficulty.

(Note. The books (in pdf format) and WinIDE software are available free of cost on Motorola's Website and have been reproduced by courtesy of Motorola in EFY-CDs of this year's January and February issues. The mentioned CDs also contain DOS-based programs. The JICS board may be bought from Motorola's authorised distributors.)

Program development steps. You can write the software by using the following

- Read and understand microcontroller's operation and instructions as well as the operation of WinIDE software. (The help option of the software will clear most of your doubts.) You should also have a clear knowledge of the logic sequence of the end-product operation. For this, you can make a flow-chart. (Flowchart for this access control system is shown in Figs 9(a)-(c). The corresponding software source code is given at the end of this article.)
- 2. Convert the flow-charts to source program in Assembly language making use of the instruction set of the microcontroller and assembler directives. You can use any text editor for writing the same or use the text editor of the Integrated Development Environment (IDE), which also includes assembler, simulator, and programming software. The




Fig. 9(c): Flow-chart for the access-control system, continued from Fig. 9(b)

Assembly-level program is to be saved in a file with .ASM extension.

- 3. Assemble the source code, i.e. convert the source code (file with extension .ASM) into object code (machine language) using assembler/compiler tab of environmental setting in WinIDE. The object code will be in S19 format, i.e. the object code file will have extension .S19. You can also choose options within the dialogue box to generate listing file with extension .LST and .MAP file for source-level debugging. Thus if your source program was titled 'main.asm', you will get main.s19, main.lst, and main.map files after successful assembly.
- 4. Simulate your program using the WinIDE software, JICS board, and the target board (the PCB with keyboard,

memory, buzzer, etc). JICS board is connected to the computer through serial port (9-pin/25-pin) of the computer. The target board is connected to JICS board through a 16-pin DIP header cable.

During simulation you may find that the program is not behaving properly. Assuming that your hardware is okay, the most probable reason is an error in writing the software. So look for faults in your logic/code and rectify them. You should be able to simulate complete functions without using the actual microcontroller chip.

5. Now, program the microcontroller with the developed and tested software. After programming the microcontroller, insert it into the circuit and check all func-

tions again.

Possible modifications

The circuit can be modified to have more than one password, advanced functions like real-time clock, computer connectivity via serial/parallel port to log data, and interfacing to a bar code reader instead of keypad for opening the lock. These additions may entail using a different microcontroller with more memory and I/O pins, but using essentially the same hardware configuration while writing a fresh program.

Note. The MN1280 is attached to reset pin 9 of the microcontroller. If the MN1280 is not available, you can use only the RC circuit.

MAIN.ASM

;;PROJECT :- ACCESS CONTROL (GENERAL)	read_defval: jsr read_def_val	chk_po_status bra ret_actkbd ; goto ret_actkbd
;;VERSION :- 01 ;;STARTING DATE :- 09-10-2k day - monday	;;************************************	;; program here checks for
;;IC :- KJ1 ;;HARDWARE :- 12	;; after every one tick over call sense_kbd ;; after every half second over call chk_set_beep	po_password\po_entry_time flag ;; if po_password\po_entry_time flag = 1 and if
KEYS\1LED\1HOOTER\1MEMORY ;;HARDWARE REC. :- 06-10-2k	;; after every second check kbd_timeout\entry_time_out	some other key press ;; accept pgm_ok_key then goto wrong entry
;;FEATURES :- ENTER PASSWORD TO OPEN DOOR	main_loop: brclr one_tick,tim_status,main_loop	;; else goto chk_pgm_key act_kbd2 brclr
;*************************************	bclr one_tick,tim_status jsr kbd_sense	po_password,entry_status,chk4poet jmp wrong_entry
Ssetnot testing Sinclude "stdj1.asm"	chk_hs_over brclr	chk4poet: brclr
Sinclude "ports.asm" Sinclude "variable.asm"	half_sec,tim_status,chk_1_sec bclr half_sec,tim_status jsr chk_set_beep	po_entry_time,entry_status,chk_pgm_key jmp wrong_entry
key_word equ 14h key_word1 equ 28h	chk_1_sec brclr	;*************************************
second_last_kw equ 5h last_key_word equ 7h	one_sec,tim_status,ret_act1sec bclr one_sec,tim_status	chk_pgm_key: cmp #k_program ; is pgm_ok key press
et_buff db 2	;; program comes here after every second over ; ************************************	bne act_kbd3 ; if no goto act_kbd3 bset pgm_mode,status ; if yes set flag of pgm_mode
org 300h	TIMEOUT ************************************	clr buff_pointer ; clear all pointers clr entry_status ; clear entry status
Sinclude "iic.asm" Sinclude "macro.asm"	timeout = 0 then beq tst_eto ; goto check for entry	clr kbd_timeout bra ret_actkbd ; give beep while returning
\$include "readkbd2.asm"	time dec kbd_timeout ; else decrement	**************************************
start: rsp	kbd time tst kbd_timeout ; again chk kbd	PRESSED **********************************
;*************************************	timeout bne tst_eto ; if # 0 goto tst_eto jsr wrong_entry ; give wrong entry	;; first chk for buff pointer is buffer pointer > 3 if yes then goto is_it_mode
init_port ddra ;; initialise port a	jsr wrong_entry ; give wrong entry signal	;; else take first digit pressed in kbd_buff,second digit in kbd_buff+ 1
init_port porta	;*************************************	;; third digit in kbd_buff+ 2 & fourth digit in kbd_buff+ 3
init_port ddrb ;; initialise port b init_port portb	;; check for entry time = 00 tst_eto: tst entry_time_out ; if	act_kbd3 ldx buff_pointer ;; is all 4 digit password enters
;*************************************	timeout = 00 then beq ret_act1sec ; ret_act1sec	cpx #3 bhi is_it_mode ;; if yes then goto
**************************************	dec entry_time_out ; else decrement timeout	is_it_mode lda kbd_pos ;; else store kbd_pos in
init_timer ;; initialise timer	tst entry_time_out ; again chk entry time	kbd_buff+ ptr sta kbd_buff,x
chk_mem ;; check EEPROM	bne ret_act1sec ; if # zero goto ret_act1sec	inc buff_pointer ;; increment pointer lda buff_pointer ;; is it 4th digit to be
;; if bad_mem flag = 1 then goto read_defval	bclr led_arm,led_port ; else ON led arm	entered cmp #4 ;; if no then return
;; if bad_mem flag = 0 then read values from eeprom	ret_act1sec ; ******************* CHECK FOR KEY	bne ret_actkbd ;; program comes here when all 4 keys entered
brset bad_mem,status,read_defval	; if new key found flag set then goto act kbd	;; check for valid code ;; if not valid code then give long beep and
;; program comes here when bad_mem flag = 00	else goto main_loop chkbd brclr	clear buff_pointer\kbd_timeout ;; and return
;; at power on e_add & mem_ptr = 00 ;;*********************** READ VALUES	new_key_found,status,ret_chkbd ; if new key found then set	;; else clear sys_arm flag and give accp beep jsr pack_buff ; call pack buffer
FROM EEPROM ************************************	bclr new_key_found,status ; flag jsr act_kbd ; call actkbd	;; check for 4 key press
read_mem_val clr mem_ptr clr e_add	ret_chkbd jmp main_loop ; else goto main loop	;; if it is equals to password then ;; return
read_nxt_val: jsr get_eeprom_info ;; read from eeprom	;***** ACTKBD	;; if it is not equals to password then goto wrong entry
lda e_dat ;; save read value in e_dat ldx mem_ptr ;; set index reg as pointer	;; set key press timeout to 10 seconds	lda kbd_buff cmp password
sta password,x ;; save read value in cmp #0ffh ;; if value read from EEPROM	act_kbd: lda #10t ; set key press timeout = 10secs	bne chk4master_kw lda kbd_buff+ 1
is ff then ;; goto read def val beq read_defval	sta kbd_timeout 	cmp password+ 1 bne chk4master_kw
inc e_add ;; increment e_add inc mem_ptr ;; increment ptr	lda	;; PROGRAM COMES HERE WHEN 4 DIGIT COR- RECT PASSWORD IS ENTERED
lda mem_ptr cmp #max_iic_bytes ;; is all 3 bytes read	OK PRESSED **********************************	brset pgm_mode,status,ret_actkbd bset led_arm,led_port ; off led
bne read_nxt_val ;; if no goto read_mem_val bra main_loop ;; if yes goto main_loop	pgm ok key pressed bne act_kbd2 ; if no goto act_kbd2	arm lda entry_time ; set entry_time_out
,, a jos goto man_loop	jsr chk_po_status ; if yes call	

CONSTRUCTION

jmp entry_over ; call entry_over	;; program comes here when buffer pointer is >	;; program comes here when po_entry_time =
;; here program checks for master key word ;; if key sequence entered is equals to first 4 mater key word then ;; e_key_word flag is set ;; else ;; long beep is heard as wrong entry	chk4parameters: cpx #05 ; if buff_pointer > 5 then bne more_parameters ; goto more_parameters	<pre>;; program here checks for po_password ;; if po_password = 1 then ;; call pack_buff ;; store change password in password variable ;; store in eeprom</pre>
chk4master_kw: lda kbd_buff cmp #key_word ;; 14 bne wrong_entry lda kbd_buff+ 1 cmp #key_word1 ;; 28 bne wrong_entry bset es_key_word,entry_status bra ret_actkbd	inc buff_pointer ; else increment pointer brclr es_key_word,entry_status,c4p1 lda kbd_pos cmp #last_key_word ; last digit for master key word is 7 bne wrong_entry jmp master_reset_eeprom	;; call entry_over ;; give acc_beep ;; return chk4popassword brclr po_password,entry_status,chk4more bclr po_password,entry_status upd_password jsr pack_buff ; call pack_buff lda kbd_buff ; save kbd_buff in sta password ; password
;; program comes here when unit is in programming mode and 4 digit password enters ;; if 4 digit entered # password then goto wrong entry ;; else return xxxx: lda kbd_buff ; compare kbd_buff with cmp password ; password bne wrong_entry ; if # goto wrong entry lda kbd_buff+ 1 ; if = compare kbd_buff+ 1 with cmp password+ 1 bne wrong_entry ; if # goto wrong	c4p1: ;; program comes here when buff_pointer = 6 ;; check is it es_entry_time = 1 ;; if yes then store key press in last_key _val ;; set flag of po_entry_time ;; return ;; if no then goto chk4es_pw brclr es_entry_time,entry_status,chk4es_pw lda kbd_pos sta et_buff jmp ret_actkbd	lda kbd_buff+1 ; save kbd_buff+1 in sta password+1 ; password+1 com_po_ret jsr store_memory ; save changed parameter in eeprom jsr entry_over ; call entry over jsr acc_beep ; give acceptance beep jmp ret_actkbd1 ; return chk4more bra wrong_entry ; else give long beep
entry ret_actkbd jmp quick_beep ; give small beep after every ret_actkbd1: rts ; key press ret_actkbd1: rts ; return	;; program comes here when buff_pointer = 6 and es_entry_time = 0 ;; check es_password flag ;; if flag set then ;; save key press in kbd_buff ;; else goto wrong entry more_parameters:	;; SUBROUTINES :- ;;***********************************
is_it_mode: cpx #04 ; is buffer pointer = 4 bne chk4parameters ; if # goto chk4parameters inc buff_pointer ; else increment pointer brclr es_key_word,entry_status,iim1 ;; program comes here when key word entry is checked	brclr es_entry_time,entry_status,chk4es_pw bset po_entry_time,entry_status lda kbd_pos sta et_buff+ 1 tst et_buff bne ret_actkbd tst et_buff+ 1 bne ret_actkbd jmp wrong_entry	BEEP ***********************************
;; check is 5th key press = 8 then return ;; else ;; goot wrong key and give long beep lda kbd_pos cmp #second_last_kw ;; next digit is 5 bne wrong_entry jmp ret_actkbd iim1: ;; key 1 is for entry time	chk4es_pw: brclr es_password,entry_status,wrong_entry lda buff_pointer ; subtract buff_pointer with 6 sub #6 tax ; set subtracted val as pointer lda kbd_pos ; read kbd_pos sta kbd_buff,x ; save in kbd_buff+ ptr inc buff_pointer ; increment pointer	;*************************************
;; key 2 for password change lda kbd_pos ; read kbd_pos cmp #01 ; is key 1 press bne chk2 ; if # goto chk2 set_entry_time bset es_entry_time,entry_status ; set flag of es_entry_time bra ret_actkbd ; return chk2: cmp #02 ; is key 2	lda buff_pointer ; if pointer = 10 cmp #10t ; if no then return bne ret_actkbd bset po_password,entry_status ; else set po_password flag bra ret_actkbd ; return entry_table db 5t,2,4,6,8,10t,12t,14t,16t,18t	; ************************************
press bne chk3 ; if # goto chk3 set_new_password bset es_password,entry_status; else set flag of es_password bra ret_actkbd; return chk3: ;;***********************************	;; program comes here when pgm_ok key press ;; chck is po_entry_time flag = 1 ;; if yes then ;; set last key press as pointer ;; take corresponding entry time from entry table ;; and save in entry_time ;; goto com_po_ret chk_po_status: brclr po_entry_time,entry_status,chk4popassword	;*************************************

```
store_memory: brset bad_mem,status,ret_sm
 ;****** SHORT BEEP
                                                           clr e_add
                                                                        ;; clear e_add
                                                                                                  ;; master key word received
,
*************
                                                                      mem_ptr
                                                                                                ;; if key entered in following sequence then re-
set EEPROm to default settings
                                                                                      ;; clear
                                                               clr
 ;; this routine is called from accp_beep and when
                                                mem_ptr
entry time # 0
                                                                                                  ;; Key word is 142587
                                                 nxt data:
 ;; and after every key press
;; beep for small time
                                                  ;; read data from RAM location
                                                                                                  ;; default setting is that password entry will
                                                                                                change to 1111
                                                  ;; and store it in memory
                                                                   ;; set index register as ptr
 ;; set buzzer_time_out = beep_time
                                               ıda password,x
                                                 ldx mem_ptr
                                                                                                  master_reset_eeprom:
                                                                                                            bsr read_def_val
 ;; wait untill buzzer time out # 00
                                                                        ;; read upper byte of
 quick_beep:
                                                                                                              jsr
                                                                                                                    acc_beep
                                                                                                                                        ; give
              lda #beep_time
                                                      e_dat
 short_beep
                                                                  ;; save in e_dat
                                                                                                acceptance beep
               buzzer_time_out
                                                 jsr
                                                       set_eeprom_info ;; tx to eeprom
                                                                                                                 entry_over
                                                                                                            jsr
                                                                  ;; increment address
           bclr buzzer_port
                                                       e_add
                                                                                                            bra
                                                                                                                 store_memory
                                                                   ;; increment pointer
;; is all 3 bytes written
 sb_wait:
             bsr delay
                                                       mem_ptr
                                                                                                              clrx
lda def_table,x
                toggle_buzzer_pin
                                                       mem_ptr
                                                                                                  read_def_val
           tst
                buzzer_time_out
                                                      #max_iic_bytes ;; if not goto nxt_data
                                                                                                  rdv_loop:
                                                                   ;; else return
                 sb_wait
                                                 bne nxt_data
                                                                                                            sta password,x
                buzzer,buzzer_port
                                                bset
                                                                                                            incx
                                                                                                                  #max_iic_bytes
                                                                                                            срх
                                                                                                                  rdv_loop
                                                                                                            bne
 ··****** TOGGLE BUZZER
                                                 timint:
                                                             lda
                                                                          #def_timer
                                                                                        ;; set
tscr = 14h
 ;; if buzzer time out # 00 then toggle buzzer pin
                                                  sta
                                                                                                  ;; here program pack entry time from
                                                                                                et_buff\et_buff+ 1
 toggle_buzzer_pin:
                                                  bset
                                                               one_tick,tim_status ;; set flag for
                                                One tick over
                                                                                                  ;; first byte is in et_buff
buzzer,buzzer_port,reset_buzzer
                                                             ticks
                                                                        ;; increment ticks
                                                                                                  ;; second byte is in et_buff+ 1
                                                  inc
           bset buzzer,buzzer_port
                                                             running_ticks
                                                                                                  :; output to entry time var
                                                  inc
 bra ret_tbp
reset_buzzer: bclr buzzer,buzzer_port
                                                  ;; if buzzer time out is not zero
                                                  ;; then decrement buzzer timeout
                                                                                                  ;; for decimal selection multiply first number by
                                                  ;; interrupt comes here afetr every 8.2msec
                                                                                                 10t and then add with next number
 ret_tbp:
            rts
  ******* DELAY FOR HALF
                                                  tst
                                                            buzzer time out
                                                                                                  pack_et_buff: lda
                                                                                                                    et_buff
beq
                                                             chk_half_sec
                                                                                                           ldx #10t
 ;; this delay is approximately = 499usec

;; 2+ 4+ [(5+ 4+ 3)83]= 10998cycles

;; 998/.5 = 499usec = .5msec

delay: lda #83t

sta temp
                                                             buzzer_time_out
                                                  dec
                                                                                                            mul
                                                                                                                 et_buff+ 1
                                                                                                            add
                                                 chk_half_sec: lda
                                                                              ticks
                                                                                                            sta
                                                                                                                 entry_time
                                                compare ticks with
                                                                                                           rts
                                                              #ticks_in_hsec ;; ticks in half sec
                                                  cmp
                                                                                                   ****** DEFAULT
 wait_0:
            dec temp
                                                  bne
                                                                  chk4secover
                                                                                  ;; if # goto
                                                                                                tst temp
                                                chk4secover
           bne wait_0
                                                                                                  def_table
                                                                                                             db 11h ; password
                                                   bset
                                                                half_sec,tim_status ;; set flag of
                                                half sec over
                                                                                                change defult password from 1234 to 1111
                                                                                                            dĥ
                                                                                                                 11h ; password+ 1
chk4secover
                                                                lda
                                                                              ticks
                                                                                                            db
                                                                                                                 10t ; entry time
             lda kbd_buff
 pack_buff
                                                compare ticks with
                                                                                                                 7cdh
           lsla
                                                   cmp
                                                                  #ticks_1_sec ;; ticks in one
           lsla
                                                second
                                                                                                           jmp
                                                                                                                  start
                                                               ret_timint ;; if # then return
           lsla
                                                                half_sec,tim_status ;; set flag of
                                                                                                                 7f1h
                                                    bset
                 kbd_buff+ 1
                                                half sec
                                                                                                            db
                                                                                                                 20h
           ora
                 kbd buff
                                                                one_sec,tim_status ;; set flag of
           sta
                                                    bset
                 kbd_buff+ 2
                                                                                                                 7f8h
                                                one sec
                                                                                                            fdb
                                                                                                                  timint
           lsla
                                                 ; clr
                                                               running_ticks
                                                                         ;; clear ticks
                                                                                                                  7fah
           Isla
                                                 dummy:
                                                                                                            fdb
                                                                                                                 dummy
                 kbd_buff+ 3
                                                 ret_timint:
           ora
                 kbd_buff+ 1
                                                                                                                 7fch
           sta
                                                  ;; start beep when entry or exit time is not zero
                                                                                                            fdb
                                                                                                                 dummy
           rts
                                                 chk_set_beep tst entry_time_out
                                                           beq ret_csb
jsr short_beep
                                                                                                                 7feh
                                                                                                           org
fdb
jsr
                                                                                                                 start
 ;; store 2byte password in eeprom
                                                 ret\_csb
                                                             rts
```

IIC.ASM

```
ldx
                                                                       #8
                                                                                   ; count of 8 bits
                                                                                                                   decx
                                                                                                                                            ; is count over
 ;; function : transfer 5 bytes from iic_buff to iic
                                                          bit_iic:
                                                                                                  ; shift msb
                                                                       rola
                                                                                                                   bne
                                                                                                                                bit iic
                                                                                                                                            ; no next bit
                                                        to carry
                                                                                                                   bclr
                                                                                                                                  sda,iicont
                                                                                                                                                ; leave sda high by
 ;; input : iic_buff
                                                                          sda\_low
                                                                                          ; if no carry(msb
                                                                                                                 making it input
                                                          bcc
 ;; output : to iic
                                                                                                                               delay_small
                                                        low)
                                                                                                                   bsr
  ;; variables: rega, regx
                                                          sda_high:
                                                                                       sda,iicport ; carry
                                                                                                                               delay_small
                                                                         bset
                                                                                                                   bsr
 ;; constants: scl
                                                        set msb high
                                                                                                                   bset
                                                                                                                                scl,iicport
           sda
                                                                     bra
                                                                                  pulse_scl
                                                                                                                   bsr
                                                                                                                               delay_small
 ;;
                                                          sda_low:
                                                                         bclr
                                                                                                                                          ; normal - clear carry
                                                                                     sda,iicport
                                                                                                                   clc
           iicport
                                                          pulse_scl:
                                                                        bsr
                                                                                     delay_small
                                                                                                    ; delay
                                                                                                                   brclr
                                                                                                                                 sda,iicport,byte_over ;error if ackn
           iicont
                                                                                      scl,iicport
                                                                        bset
                                                                                                    ; set scl
                                                                                                                 not rcvd
                                                                                                                                           ; error - set carry scl,iicport ; set scl
                                                        high
                                                                                                                   sec
                                                          bsr
                                                                       delay_small
                                                                                                                   byte_over:
                                                                                                                                  bclr
 ;; input in a register
 byte_iic:
              bset
                             sda iicont
                                          : set sda
                                                          bclr
                                                                       scl,iicport
                                                                                    ; then scl is set low
                                                                                                                 low
                                                                                  delay\_small
                                                                                                                               delay_small
                                                                                                                  bsr
as output port
```

CONSTRUCTION

```
delay_small
sda,iicport
                                                             ;; then make sda high keeping scl high
;; on return scl is high and sda is also high
                                                                                                                        ;; constants : scl,sda,iicport,iicont
 bsr
                                                                                                                        iic_rx:
 bclr
                          ; leave with sda as input
 rts
                                                                                                                        restart rx:
                                                                            bclr
                                                                                          sda,iicport
                                                             gen_stop:
bset
                                                                            sda,iicont
 delay_small:
                                                                                                     ; set sda as
                                                                                                                                                 gen_start
                                                                                                                                    bsr
                 nop
                                                          output
            nop
                                                                                                                                    lda
                                                                                                                                                 #0a0h
                                                                                                                        dev_addr:
                                                            jsr
bset
                                                                         delay_small
                                                                                                                                                      byte_iic
            nop
                                                                                                                                        jsr
            nop
                                                                          scl,iicport
                                                                                                                      sda is input on return
            nop
                                                             bsr
                                                                          delay_small
                                                                                                                                                 restart_rx
            nop
                                                            bset
                                                                          sda,iicport
                                                                                                ; leave with sda
                                                                                                                                    lda
                                                                                                                                                 e_add
            rts
                                                          and
                                                                                                                                      jsr
                                                                                                                                                     byte_iic
                                                            rts
                                                                                                  ; scl high and
                                                                                                                      second byte as mem add
 set_eeprom_info
                                                           output
                                                                                                                                    bcs
                                                                                                                                                 restart_rx
 iic_tx:
                                                                                                                                    bsr
                                                                                                                                                 gen_start
 ;; generate start condition
                                                             gen_start:
                                                                            bset
                                                                                           sda,iicont
                                                                                                                                    lda
                                                                                                                                                 #0a1h
    first set sda then scl then make sda low while
                                                           sda as o/p
                                                                                                                                    jsr
                                                                                                                                                 byte_iic
                                                                                                                                                                     ; sda is
                                                            bset
                                                                          sda,iicport
                                                                                               ; and high
                                                                                                                      input on return
 ;; on return sda is low and scl is low
                                                             bsr
                                                                          delay_small
                                                                                                                        read_iicbyte: ldx
 ;; variables : iic_counter,iic_buff(six bytes)
                                                             bset
                                                                          scl,iicport
                                                                                               ; scl also high
                                                                                                                        read_iicbit:
                                                                                                                                       bset
                                                                                                                                                      scl,iicport
                                                             bsr
                                                                          delay_small
                                                                                                                      set scl high
                                                                                                                                                    delay_small
 restart_tx:
                                                                                                                                     jsr
                                                                         bclr
                                                                                      sda,iicport
                                                                                                                      delay
                           gen_start
             bsr
                                                                         bsr
                                                                                      delay_small
                                                                                                                                     bclr
                                                                                                                                                  scl,iicport
                                                                                                                                                                       ; and
             lda
                           #0a0h
                                                                                      scl,iicport
                                                                                                                      again low
                                                                         bclr
              bsr
                           byte_iic
                                                                        rts
                                                                                                                        brset
                                                                                                                                      sda,iicport,iic_1
                                                                                                                                                            ; read data bit
              bcs
                            restart_tx
                                              ; restart
                                                                                                                        iic_0
                                                                                                                                     clc
                                                            get_eeprom_info
;; iic_rx
if carry set
                                                                                                                                    bra
                                                                                                                                                 read iic
             lda
                           e_add
                                                                                                                        iic_1
                                                                                                                                     sec
                                                             ;; generate start byte
             bsr
                           byte_iic
                                                                                                                        read_iic
                                                                                                                                      rola
                                                             ;; transfer address byte with bit 0 set to 1
                           restart_tx
                                                                                                                                                    delay_small
             bcs
                                                                                                                                     jsr
                                                             ;; if memory write e_add also
                                                                                                                      delay
             lda
                           e dat
             bsr
                           byte_iic
                                                             ;; read one byte
                                                                                                                                     bclr
                                                                                                                                                  scl,iicport
                                                                                                                                                                       ; and
                                                             ;; and save in iic_status
                           restart_tx
                                                                                                                      again low
             bcs
                                                             ;; generate stop byte
;; input : iicbuff (one byte- address of iic)
                                                                                                                                    decx
                                                                                                                                                 read\_iicbit
 ;; generate stop condition
                                                                                                                                    bne
  ;; sda is set as output and low
                                                                                                                                                 e_dat
                                                             ;; output : iic_status
                                                                                                                                    sta
 ;; fisrt sda is cleared the scl is set high
                                                             ;; variables : rega,regx
                                                                                                                                                 gen_stop
                                                                                                                                    bra
```

STDJ1.ASM

porta portb	equ	00h 01h		equ		iscr copr	equ equ	0ah 7f0h
ddra	equ	04h	tscr	equ	08h			
ddrb	equ	05h	tcr	equ	09h			

VARIABLE.ASM

last_key_val db 00 entry_status db 00 es_password equ 1 es_entry_time equ 2	key_alarm equ 6 bad_mem equ 5 sys_arm equ 4 pgm_mode equ 3	kbd_pos db 00 last_key db 00 same_key db 00
po_entry_time equ 3 po_password equ 4	password db 00,00 ;; stored in	def_timer equ 14h
es_key_word equ 5 temp db 00	eeprom entry_time db 00 ;; stored in eeprom	tim_status db 00 one_tick equ 7
active_scan db 00 kbd_temp db 00	buzzer_time_out db 00	half_sec equ 6 one_sec equ 5
delay_temp db 00 running_ticks db 00	beep_time equ 10t	one_min equ 4
mem_ptr db 00	entry_time_out db 00 hooter_time equ 2	mins db 00 ticks_1_sec equ 122t
kbd_timeout db 00 buff_pointer db 00	hooter_alarm_tout db 00	ticks_in_hsec equ 61t ticks db 00
kbd_buff db 00,00,00,00	e_add db 00 e_dat db 00	max_iic_bytes equ 3
status db 00 new_key_found equ 7	iic_buff db 00	key_scan_cntr db 00

READKBD2.ASM

scan_table: db 0eh,0dh,0bh,07h key_scan_port equ porta	kbd_sense sense_line lda key_port	;read	ora cmp	#40h #70h	
	key port		bne	key_found	; no some
;; sense2 line is at irq	and #30h		key pressed		
•	bil key_found		bra	no_key_found	; yes no

key_found sta kbd_temp lda key_port ;compare key_port with kbd table and #0fh ; remove unused line ora kbd_temp	bset new_key_found,status ;set bit of new key found in bra ret_kbs ;status and goto ret kbs new_key sta last_key clr same_key bra kbs_over	;; code1 pin ;;scan0 bit pa0 ; 16 ;;scan1 bit pa1 ; 15 ;;scan2 bit pa2 ; 14 ;;scan3 bit pa3 ; 13 ;;sense0 bit pa4 ; 12 ;;sense1 bit pa5 ; 11 ;;sense2 bit irq
clrx try_nxt_code cmp kbd_table,x beq key_matched ;if equal goto key matched incx ;else increment index register cmpx #max_keys ;compare it with maximum keys bne try_nxt_code ;if not equal goto try nxt code	ret_kbs lda kbd_pos ;load kbd pos cmp #0fh ; bne kbs_over ; change_sense inc key_scan_cntr lda key_scan_cntr cmp #04 blo cs1 clr key_scan_cntr	;; code 0 13-irq (pa3-pa5) ;; code 1 16-12 (pa0-pa4) ;; code 2 16-11 (pa0-pa5) ;; code 3 16-irq (pa0-irq) ;; code 4 15-12 (pa1-pa4) ;; code 5 15-irq (pa1-irq) ;; code 6 15-irq (pa1-irq) ;; code 7 14-12 (pa2-pa4)
no_key_found ldx #0fh ; key_matched txa ;load accumulator with 'X' cmp kbd_pos ;compare it with kbd pos	cs1: lda key_scan_port and #0f0h sta key_scan_port ; reset all scan lines to zero on ports	;; code 8 14-11 (pa2-pa5) ;; code 9 14-irq (pa2-irq) ;; code 10 13-12 (pa3-pa4) ;; key program
beq ret_kbs ;if equal return ;compare it with last key bne new_key ;if equal return ;inc same_key ;if equal return ;inc same lda same_key ;for max debounce load same key ;cmp #max_debounce with 4 bne ret_kbs ;if not equal goto ret kbs upd_key lda last_key ;load last key sta kbd_pos ;mp #0fh ;is it key release beq ret_kbs ;;es-do not set flag	ldx key_scan_cntr ; output scan table to scan port one by one lda scan_table,x ora key_scan_port sta key_scan_port ret_sense_line kbs_over rts max_keys equ 12t Sif testing max_debounce equ 1 Selseif max_debounce equ 3t Sendif	;; code 12

PORTS.ASM

k_program equ 10t k_pgm_ok equ 11t		on system armed led	sense0	equ 3 ; 13 equ 4 ; 12
scl equ 2	def_ddrb sda_scl_x	equ 0ch ;; x x x x		equ 5 ; 11 equ irq ; irq
sda equ 3 iicport equ portb	def_portb	equ 00		equ porta
iicont equ ddrb ;; 7 6 5 4 3 2 1 0	key_port	equ porta	led_arm toggle_led	equ 6 equ 40h
def_ddra equ 0cfh ;; hoot led sen1 sen0 scan3 scan2 scan1 scan0	scan0 scan1	equ 0 ; 16 equ 1 ; 15	buzzer_port	egu porta
def_porta equ 080h ;; active low hooter	scan2	equ 2 ; 14	, <u></u> -	equ 7

MACRO.ASM

\$macro bclr bad_mem jsr lda 0a0h jsr bcc	chk_mem bad_mem,status ;; clear flag gen_start ;; call gen_start #0a0h ;; send device add = byte_iic ;; to memory cm over ;; of carry clear then	Smacro clear_mem ldx #0c0h ;clear memory next_mm clr ,x incx bne next_mm Smacroend	\$macro init_port port lda #def_%1 sta %1 \$macroend EFY note. All relevant files will be i
return bset set flag cm_over \$macroen ;; clear m	bad_mem,status ;; if carry set then ;; bad mem	;; intialise timer Smacro init_timer lda #def_timer sta tscr cli ;enable interrupt Smacroend ;; intialise porta, portb	* This project is a result of teamword by Dimpi Thukral, Harnam Singh, Ruci Sharma, and Satish Pal Singh led by Vinay Chaddha, proprietor GVC System Noide