4)

Design an 8 bit counter in both of the Verilog and VHDL languages and simulate and test in the Synopsys environment. You should create a behavior and test it with the appropriate test bench.


Ans:

```
8 bit counter in Verilog:
```

```
module counter(clk, rst, en, result);
input clk;
input rst;
input en;
output reg [7:0] result;
wire clk;
wire rst;
wire en;
reg [7:0] Result;
always @ (posedge clk)
begin
if (rst == 1'b1)
begin
Result <= 8'b00000000;
end
else
begin
if (en == 1'b1)
begin
Result \leq Result + 1;
end
else
result <= Result;
end
end
endmodule
Test bench:
module counter8 bit tb;
reg clk;
reg rst;
reg en;
wire [7:0] result;
counter uut (.clk(clk),.rst(rst),.en(en),.result(result));
initial begin
clk = 0;
```

```
 rst = 0; \\ en = 0; \\ $display("time\tclk\trst\ten\tresult"); \\ $monitor("%g\t%b\t%b\t%b\t%b\t%b",$time,clk,rst,en,result); \\ clk = 1; \\ #5 rst = 1; \\ #10 rst = 0; \\ #5 en = 1; \\ #100 en = 0; \\ end \\ always begin \\ #5 clk = \sim clk; \\ end \\ endmodule
```

Wave form:



8 bit counter in VHDL:


Program:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity bit8countervhdl is
port(clock: in std logic; reset: in std logic; enable: in std logic; result: out std logic vector(7
downto 0));
end bit8countervhdl;
architecture Behavioral of bit8countervhdl is
signal count: std logic vector(7 downto 0);
begin
process(clock, enable, reset)
begin
if (reset = '1') then
count <= "00000000";
elsif (rising edge(clock)) then
if (enable = '1') then
count <= count + '1';</pre>
end if:
end if;
end process;
```

```
result <= count;
end Behavioral;
Test Bench:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
entity bit8countervhdl tb IS
end bit8countervhdl tb;
architecture behavior OF bit8countervhdl tb IS
component bit8countervhdl
port(
clock : IN std_logic;
reset: IN std logic;
enable: IN std logic;
result : OUT std logic vector(7 downto 0)
);
end component;
signal clock : std logic := '0';
signal reset : std logic := '0';
signal enable : std logic := '0';
signal result : std logic vector(7 downto 0);
begin
uut: bit8countervhdl port map (
clock => clock,
reset => reset,
enable => enable,
result => result
);
clk p: process
begin
wait for 1 ns; clock<= not clock;
end process;
stim p: process
begin
wait for 5 ns; reset \leq '1';
wait for 4 ns; reset \leq 0';
wait for 2 ns; enable <= '1';
wait for 10 ns; enable <= '0';
wait;
end process;
```

end;

Wave form:



3)

Write a generalized testbench function which enumerates all of the possible combinatorial input states for a given number of input pins. The number of input pins is to be a parameter or generic.

- a) Write the function in Verilog
- b) Write the function in VHDL

```
Ans:
a)
module pcis tb;
parameter no ip= 4;
reg n;
integer i, no o;
reg [no ip-1:0] r;
pcis uut (.n(n));
initial begin
n = 0;
r = 0;
$monitor ($time,"r=%b",r,"i=%b",i);
no o=2**(no ip);
for(i=0; i \le no \ o; i=i+1)
begin
if(i == 0)
r = 0;
else
r=r+1;
#10;
end
end
endmodule
```

```
b)
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
library STD;
use STD.TEXTIO.ALL;
use IEEE.STD LOGIC TEXTIO.ALL;
use IEEE.NUMERIC STD.ALL;
entity pcis tb is
end pcis tb;
architecture behavior of pcis tb is
constant k: integer := 4;
component pcis is
generic(no ip : integer:= k);
port( r: in STD LOGIC VECTOR (no ip-1 downto 0));
end component;
signal r : STD LOGIC VECTOR (k-1 downto 0) := (others =>'0');
constant no o: integer:= 2**k;
begin
uut: pcis generic map (no ip => k) port map (r => r);
process
begin
wait for 100 ns;
for i in 0 to no o-1 loop
r \le STD LOGIC VECTOR(unsigned(r) + 1);
wait for 10 ns;
end loop;
wait;
end process;
end;
```