Name: Kasi Vinay Chowdary Bhogavalli

Netid: kxb220031

#### ADVANCED DIGITAL LOGIC

EEDG/CE 6301 Spring 2023 Midterm Examination

#### VERSION Kasi Vinay Chowdary Bhogavalli

#### Instructions

This is your personalized exam.

You have 1 hour and 15 minutes to work the first **seven** problems. You have 24 hours (due 6 pm on Wednesday to upload the eight problem.

During the last ten minutes of the exam, you may make free use of both sides of one  $8\frac{1}{2} \times 11$  sheet of paper, on which you have written information that you want to use during the examination.

Please upload all answers to eLearning. Use a camera or PDF writer to upload the answers to the proper spot on eLearning. The upload link will expire at the end of the exam.

Please take pictures of your work and upload it to eLearning for the proper question. Valid forms are any reasonable image format: GIF, JPEG, PNG, and even old-fashioned TIFF as well as PDF. If you wish to type out your answer, a text file will also be sufficient. Make sure to upload answers to the proper question.

Upload multiple files if necessary. No archive files (.zip or .tgz) as these can not be efficiently graded on eLearning. There is no mechanism for marking up archives. Points will be deducted for archives.

You may upload multiple times, the last one uploaded will be graded.

Consultation with any person (other than the TAs or Professor) during the examination period constitutes cheating.

If cheating is detected, the incident will be dealt with according to established UT-Dallas procedures. Possible disciplinary actions for academic dishonesty include a failing grade on this examination, a failing grade in this course, or expulsion from the University, depending on the severity of the infraction.

If specific directions are given in a problem, please follow these directions carefully. Full credit will be given only for answers that are correct and that conform to the directions.

#### Problems—Version kxb220031

1. [10 points] Given the following function:

$$f(w,x,y,z) = \sum m(2,3,7,10,11,12)$$

Use Shannon expansion to expand with respect to w, x in the first step. Then expand y, and finally z. This means a 4:1 and two 2:1 multiplexers. Show the block level mux implementation. Draw the logic diagram.

2. [10 points] Please give big O notation for the following functions:  $f=1.1x10^9n^6+n^6+nlogn$ 

$$f = \pi^2 + e + \ln(1000000000)$$

$$f = n^n + n! + 10^{-100}n^{n^n}$$

$$f = nlogn + nloglogn + logn$$

$$f = 2^n + n^{100000}$$

3. [10 pts] Analysis of VHDL behavioral code.

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
-- use package
USE work.procmem_definitions.ALL;
ENTITY a) _____ IS
PORT (clk,rst_n : IN std_ulogic;
wen : IN std_ulogic; -- write control
writeport : IN std_ulogic_vector(width-1 DOWNTO 0); -- register input
adrwport : IN std_ulogic_vector(regfile_adrsize-1 DOWNTO 0);-- address write
adrport0 : IN std_ulogic_vector(regfile_adrsize-1 DOWNTO 0);-- address port 0
adrport1 : IN std_ulogic_vector(regfile_adrsize-1 DOWNTO 0);-- address port 1
readport0 : OUT std_ulogic_vector(width-1 DOWNTO 0); -- output port 0
readport1 : OUT std_ulogic_vector(width-1 DOWNTO 0) -- output port 1
END a) _____;
ARCHITECTURE behave OF a) _____ IS
 SUBTYPE WordT IS std_ulogic_vector(width-1 DOWNTO 0); -- reg word TYPE
 TYPE StorageT IS ARRAY(O TO regfile_depth-1) OF WordT; -- reg array TYPE
 SIGNAL registerfile : StorageT; -- reg file contents
  -- b) __
                   _____
 PROCESS(rst_n, clk)
 BEGIN
    IF rst_n = '0' THEN
     FOR i IN 0 TO regfile_depth-1 LOOP
       registerfile(i) <= (OTHERS => '0');
     END LOOP;
   ELSIF rising_edge(clk) THEN
     IF wen = '1' THEN
       registerfile(to_integer(unsigned(adrwport))) <= writeport;</pre>
     END IF;
   END IF;
 END PROCESS;
 readport0 <= registerfile(to_integer(unsigned(adrport0)));</pre>
 readport1 <= registerfile(to_integer(unsigned(adrport1)));</pre>
END behave;
 (a) What is a good name for this module above?
             A. alu
             B. register_file
```

- (b) What is good comment for the section of code denoted by b on the previous page?
  - A. read the data

C. ddr\_memory

E. none of the above

D. lut

B. reset and write the data

С.	$\operatorname{reset}$	and	write	the	data	to	memory	if	enabled
----	------------------------	-----	-------	-----	------	----	--------	----	---------

- D. synchronous reset the data and read to memory
- E. none of the above
- (c) What is good comment for the section of code denoted by c on the previous page?
  - A. write two ports synchronously
  - B. write two ports asynchronously
  - C. read two ports synchronously
  - D. read two ports asynchronously
  - E. none of the above

(d) What does the VHDL code do?

4. [10 pts] Given the following Verilog code:

```
module mystery_module
                         (
output reg [9:0] out,
input enable,
input clk,
                       // clock Input
input reset
                       // reset Input
);
always @(posedge clk)
if (reset) begin
 out <= 0 ;
end else if (enable) begin
  out <= out + 1;
end
endmodule
```

- (a) Is the reset signal here synchronous or asychronously updated?
- (b) What does this circuit do?

(c) What is the largest value possible the out signal?

#### 5. [15 points]

Minimize the following function using Quine-Mccluskey:

$$f(w, x, y, z) = \sum m(1, 3, 6, 11, 14) + d(8, 10, 12, 15)$$

#### 6. [15 points]

Given the function:

$$f = a\bar{c}d + ae + ag\bar{h} + b\bar{c}d + be + bg\bar{h} + bh$$

Given the divisor a+b, calculate the quotient and remainder using weak division. Is the divisor cube free?

$\overline{}$	[10	•	O(1, 1, 1, 1, 1, 1)	. 1 1	1	1 1	C	41	C. 11	. C
1.	[10]	points	Calculate th	e kerneis	ana	co-kerneis	IOT	tne	ionowing	g runction:

$$f = ac\bar{e} + dc\bar{e} + gh$$

8. [20 pts] Write the Verilog and the VHDL behavioural models for the following circuit: You are to create a latch with a preset pin synchronous to the clock. The output should be both Q and Qbar. Your latch should react to a level sensitive clock. You must supply a test bench for both Verilog and VHDL to prove that your latch works. In addition, you must take a snapshot of the output waveforms of your simulation. You must upload your code to the place specified on eLearning.



#### REFERENCE CARD Verilog HDL QUICK

Revision 2.1

Altemative User Identifier Optional CAPS Grouping Repeated As is ploq

#### 1. Module

module MODID[({PORTID,})];

xor (out, in₁, ..., in៧); buf (out, ..., outh, in); bufif0 (out, in, ctl); notif0 (out, in, ctl); pullup (out); [input | output | inout [range] {PORTID,};]

[r]nmos (out, in, ctl); [r]cmos (out, in, nctl, pctl); [r]pmos (out, in, ctl);

[r]tran (nout, inout);
[r]tranif1 (inout, inout, ct);
[r]tranif0 (inout, inout, ct));

## SEQUENTIAL STATEMENTS

wire | wand | wor [range] {WIRID,}; parameter {PARID = constexpr,};

reg [range] {REGID [range],};

integer {INTID [range],};

time {TIMID [range],};

real {REALID,};

if (expr) sequential statement [{sequential\_statement}] [{declaration}]] begin[: BLKID

[{{expr,}: sequential\_statement}] case | casex | casez (expr)

[{input | output | inout [range] {ARGID,};}]

{declaration}]

realtime {REALTIMID,};

event {EVTID,};

task TASKID;

[{sequential\_statement}]

[else sequential\_statement]

repeat (expr) sequential\_statement **while** (expr) sequential\_statement [default: sequential\_statement] forever sequential statement

@ (event [{or event}]) sequential\_statement #(number | (expr)) sequential\_statement value [<]= [#(number | (expr))] expr; sequential\_statement

for (Ivalue = expr; expr; Ivalue = expr)

© 1995-1998 Qualis Design Corporation

© 1995-1998 Qualis Design Corporation

{input [range] {ARGID,};}
{declaration}]

function [range] FCTID;

endtask

[{sequential\_statement}]

endfunction

value [<]= [@ (event [{or event}])] expr;

#### wait (expr) sequential\_statement → EVENTID;

assign [(strength1, strength0)] WIRID = expr;

3. PARALLEL STATEMENTS

[{declaration}]] fork[: BLKID

{sequential\_statement}]

TASKID[({expr,})];

disable BLKID | TASKID;

assign Ivalue = expr; deassign Ivalue;

lvalue ∷=

strength ::= **supply | strong | pull | weak | highz** delay ::= number | PARID | ( expr [, expr [, expr]] )

defparam {HIERID = constexpr,};

GATEID [(strength1, strength0)] [#delay]

[INSTID] ({expr,});

MODID [#({expr,})] INSTID (({expr,} | {.PORTID(expr),}]);

always sequential statement

initial sequential statement

event ::= [**posedge | negedge**] expr ID[range] | ID[expr] I {{Ivalue,}}

### 6. SPECIFY BLOCK

nand (out, in₁, ..., in៧); nor (out, in₁, ..., in៧);

and (out, in₁, ..., in₁);

or (out, in<sub>1</sub>, ..., in<sub>N</sub>);

4. GATE PRIMITIVES

not (out1, ..., outN, in);

xnor (out, in₁, ..., in₁);

bufif1 (out, in, ctl); notif1 (out, in, ctl);

pulldown (out);

{specify\_statement} specify\_block ::= specify

endspecify

## 6.1. SPECIFY BLOCK STATEMENTS

(terminal => terminal) = path\_delay; specparam {ID = constexpr,};

if (expr) (terminal [+|-]=> terminal) = path\_delay; if (expr) ({terminal,} [+|-]\*> {terminal,}) = ((terminal,) \*> {terminal,}) = path\_delay;

(terminal [+|-]: expr)) = path\_delay; [if (expr)] ([posedge|negedge] terminal => path\_delay;

({terminal,} [+|-]: expr)) = path\_delay; [if (expr)] ([posedge|negedge] terminal \*>

**\$setuphold**(tevent, tevent, expr, expr [, ID]); \$hold(tevent, tevent, expr[, ID]);

\$setup(tevent, tevent, expr[, ID]);

\$width(tevent, expr, constexpr [, ID]); \$period(tevent, expr[, ID]);

tevent ::= [posedge | negedge] terminal \$recovery(tevent, tevent, expr[, ID]); \$skew(tevent, tevent, expr [, ID]);

[&&& scalar\_expr]

expr | (expr, expr[, expr, expr, expr, terminal ::= ID[range] | ID[expr] © 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

range ::= [constexpr : constexpr]

2. DECLARATIONS

[{parallel\_statement}]
[specify\_block]
endmodule

{declaration}]

#### 7. EXPRESSIONS

expr? expr: expr expr binop expr unop primary primary

literal | Ivalue | FCTID({expr,}) | (expr) primary ::=

## 7.1. UNARY OPERATORS

Positive, Negative Bitwise and, nand Logical negation Bitwise negation Bitwise xor, xnor Bitwise or, nor ~v `v~ `v & ≪ `~

### 7.2. BINARY OPERATORS

Increasing precedence:

Multiply, Divide, Modulo Addition, Subtraction Bitwise xor, xnor Inequality Logical shift Logical and Bitwise and Bitwise or Logical or Equality ==, 1=, ===, 1== , <!! >, >! \*,/,% **%** ~ ~ ۵ چ

## 7.3. Sizes of Expressions

max(L(i), L(j)) as specified  $\equiv$ +,-,\*,/,%,&,,,\*,+ unsized constant sized constant орj б

L(i) + ... + L(j) i \* (L(j)+...+L(k)) max(L(j), L(k)) Ę &&, ||, >, >=, <, <= &, ~&, |, ~|, ^, ~ +, -, ~ ===, !==, ==, != × × iopi орj i do

### 8. SYSTEM TASKS

\* indicates tasks not part of the IEEE standard but mentioned in the informative appendix

#### 8.1. INPUT

Sreadmemb("fname", ID [, startadd [, stopadd]]);
Sreadmemh("fname", ID [, startadd [, stopadd]]);
\*Sreadmemb(ID, startadd, stopadd {, string}); \*\$sreadmemh(ID, startadd, stopadd {, string});

© 1995-1998 Qualis Design Corporation

#### 3.2. OUTPUT

\$monitor[defbase] ((fmtstr.] (expr.));
\$fdisplay(defbase] (fileno, [fmtstr.] (expr.));
\$fwrite[defbase] (fileno, [fmtstr.] (expr.));
\$fstrobe(fileno, [fmtstr.] (expr.));
\$fmonitor(fileno, [fmtstr.] (expr.));
fileno = \$fopen("filename"); \$display[defbase]([fmtstr,] {expr,}); \$strobe[defbase] ([fmtstr,] {expr,}); \$write[defbase] ([fmtstr,] {expr,}) \$fclose(fileno);

#### 3.3. TIME

defbase ::= **h** | **b** | **o** 

Display time unit & precision Scale "foreign" time value Stimeformat(unith, prec#, "unit", minwidth) "now" as TIME "now" as INTEGER "now" as REAL \$printtimescale[(path)] \$scale(hierid) \$realtime \$time

## 8.4. SIMULATION CONTROL

Set time %t display format

Restart with saved simulation Read commands from file Enable output logging to file Enable input logging to file Delta-save since last save Save current simulation Disable output logging Disable input logging Terminate Interrupt \*\$incsave("fn")
\*\$restart("fn")
\*\$input("fn")
\*\$log[("fn")] \*\$key[("fn")] \*\$save("fn") \$nolog \*Snokey **Sfinish** \$stop

Info on all variables in scope All scopes at & below scope Scopes at current scope Set scope to hierarchy \*\$scope(hiername) \$showscopes(1) \*Sshowscopes \$showvars

Info on specified variable \$countdrivers(net)>1 driver predicate \*\$showvars(ID)

Disable val change dumping List source of [named] block Enable val change dumping Disable \$monitor task Enable \$monitor task Name of dump file dumpfile("fn") \*\$list[(ID)] \$monitoron Smonitoroff \*dumpon \$dumpoff

Flush dump file buffer \$dumpvars(levels [{, MODID | VARID}]) Variables to dump Force a dump now 3dumpflush \$dumpall

Max size of dump file

\$dumplimit(size)

Reset simulation to time 0 Reset value of last \$reset Reset with reset\_value Reset and run again \$reset(0|1, expr) \$reset\_value \*\$reset[(0)] \*\$reset(1)

8.5. MISCELLANEOUS

\$realtobits(expr) Convert real to 64-bit vector Convert real to integer Convert integer to real \*\$getpattern(mem) Assign mem content \$random[(ID)] \$rtoi(expr) \$itor(expr)

# 8.6. ESCAPE SEQUENCES IN FORMAT STRINGS

**\$bitstoreal**(expr) Convert 64-bit vector to real

display in current time format display real in scientific form display real in decimal form display real in shortest form display as ASCII character display net signal strength display hierarchical name character as octal value display in hexadecimal newline, TAB, '\', "" display in decimal display in binary display as string display in octal character '%' %[w.d]f, %[w.d]F %[w.d]g, %[w.d]G %[0]h, %[0]H %[w.d]e, %[w.d]E %(0)o, %(0)O %(0)b, %(0)B %(0)c, %(0)C %(0)v, %(0)V %(0)s, %(0)S %[0]m, %[0]M %[0]d, %[0]D %[0]t, %[0]r \, \t, \\, \\,

## 9. LEXICAL ELEMENTS

letter | \_ { alphanumeric | \$ | \_} integer ' base {hexdigit | x | z} hierarchical identifier ::= {INSTID.} identifier [+|-]integer [. integer] [E|e[+|-] integer] \{nonwhite} escaped identifer decimal literal ::= based literal ::= identifier ::=

// comment newline comment block ::= /\* comment \*/ h | o | d comment ::= pase ∷=

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

## **Qualis Design Corporation**

Elite Consulting and Training in High-Level Design Phone: +1-503-670-7200 FAX: +1-503-670-0809 E-mail: info@qualis.com com http://www.qualis.com Web:

VHDL Quick Reference Card 1164 Packages Quick Reference Card Also available:

© 1995-1998 Qualis Design Corporation

# of times \$reset was used

\$reset\_count



#### REFERENCE CARD VHDL QUICK

Revision 1.1

User Identifier Alternative Optional CAPS VHDL-1993 Grouping Repeated As is

### 1. LIBRARY UNITS

[{use\_clause}] entity ID is

[generic ((ID : TYPEID [:= expr];});] [port ((ID : in I out I inout TYPEID [:= expr];});]

{declaration}]

{parallel\_statement}]
end [entity] ENTITYID; [begin

architecture ID of ENTITYID is [{declaration}] [{use\_clause}]

end [architecture] ARCHID; [{parallel\_statement}] begin

end [package] PACKID; {declaration}] package ID is [{use\_clause}]

package body ID is {{declaration}} {{use clause}}

configuration ID of ENTITYID is end [*package body*] PACKID; [{use\_clause}]

{{block\_config | comp\_config}} for ARCHID

end [configuration] CONFID;

nse\_clause::=

[{use LIBID.PKGID.all;}] library ID

for LABELID plock\_config::=

[{block\_config | comp\_config}] end for: @ 400E Ourlin Danian Communition

port map ({PORTID => SIGID | expr ,}]; [[generic map ((GENID => expr ,})]
port map ((PORTID => SIGID | expr,})];) (use entity [LIBID.]ENTITYID [( ARCHID )] [[generic map ({GENID => expr,})] (use configuration [LIBID.]CONFID {{block\_config | comp\_config}} for all | LABELID : COMPID [for ARCHID end for;) =::ejjuoo\_dwoo end for; end for;

### 2. DECLARATIONS

## 2.1. TYPE DECLARATIONS

type ID is ( {ID,} );

type ID is range number downto I to number; type ID is array ( {range | TYPEID ,})
of TYPEID | SUBTYPID;

type ID is record (ID:TYPEID;

end record;

type ID is access TYPEID;

subtype ID is SCALARTYPID range range; type ID is file of TYPEID;

subtype ID is RESOLVFCTID TYPEID; subtype ID is ARRAYTYPID( {range,})

integer I ENUMID) I (OBJID'[reverse\_]range) I (integer | ENUMID to | downto range ::=

## 2.2. OTHER DECLARATIONS

(TYPEID range ⇔)

[shared] variable ID : TYPEID [:= expr]; constant ID : TYPEID := expr; signal ID: TYPEID [:= expr];

file ID: TYPEID (is in I out string;) I (open read\_mode / write\_mode | append\_mode is string;)

alias ID: TYPEID is OBJID;

attribute ATTRID of OBJID I others I all : class attribute ID : TYPEID; is expr;

procedure | function | package | type | subtype | constant | signal | variable entity | architecture | configuration | component | label @ 400E Ourlin Danian Communition

[generic ( {ID : TYPEID [:= expr];} );] [port ({ID : in | out | inout TYPEID [:= expr];}); end component [COMPID]; component ID [is]

in | out | inout TYPEID [:= expr];})] [( {[constant | variable | signal] |D impure] function ID return TYPEID [is

{sequential\_statement} end [function] ID];

in | out | inout TYPEID [:= expr];}] procedure ID[({[constant | variable | signal] ID

{sequential statement} is begin

[[generic map ({GENID => cypr,})]
port map ({PORTID => SIGID | expr,})]; (entity [LIBID.]ENTITYID [(ARCHID)]) I for LABELID | others | all : COMPID use (configuration [LIBID.]CONFID) end [procedure] ID];

#### 3. EXPRESSIONS

[+I-] term {addop term} shexpr [relop shexpr] factor (mulop factor) sexpr [shop sexpr] (relation and relation) (relation **xor** relation) (relation or relation) expression ::= relation ::= shexpr ::= =:: udxes term ::=

(prim [\*\* prim]) | (abs prim) | (not prim) factor ::=

literal | OBJID | OBJID'ATTRID | OBJID({expr,}) | OBJID(range) | {{Choice [{I choice}] ⇒] expr.}} | FCTID({{[PARID ⇒] expr.}} | TYPEID'(expr) | | TYPEID(expr) | new TYPEID['(expr)] | ( expr )

#### sexpr | range | RECFID | others 3.1. OPERATORS, INCREASING PRECEDENCE choice ::=

sli | sri | sla | sra | roi | ror **☆|<|⇒|>|**|=| \* | / | mod | rem and or xor \*\* | abs | not + |-|miscop addop dolnu doys

© 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted

See reverse side for additional information.

## 4. SEQUENTIAL STATEMENTS

SIGID <= [transport] | [reject TIME inertial [report string] [severity note | warning | error | failure wait [on {SIGID,}] [until expr] [for time]; [severity note | warning | error | {expr [after time]}; failure); report string

PROCEDUREID[({[PARID =>] expr,})]; VARID := expr;

{sequential\_statement}}] {sequential\_statement} [LABEL:] if expr then {elsif expr then

{sequential\_statement}] end if [LABEL];

[when choice [{I choice}] => {sequential\_statement}} [LABEL:] case expr is end case [LABEL];

LABEL:] [while expr] loop {sequential\_statement} end loop [LABEL];

[LABEL:] for ID in range loop {sequential\_statement} end loop [LABEL];

next [LOOPLBL] [when expr]; exit [LOOPLBL] [when expr]; return [expression];

## 5. PARALLEL STATEMENTS

[port ({ID : in | out | inout TYPEID});
[port map ({PORTID => SIGID | expr,})];] [generic map ({GENID => expr,});]] [generic ( {ID: TYPEID;} ); [LABEL:] block [is] [{declaration}]

{parallel\_statement}

[LABEL:] [postponed] process [( {SIGID,} )] end block [LABEL]; [{declaration}]

end [postponed] process [LABEL]; {sequential\_statement}]

[LBL:] [*postponed*] PROCID({[PARID **=>**] expr,});

[LABEL:] [postponed] with expr select SIGID <= [transport] | [reject TIME inertial] [transport] | [reject TIME inertial] [{{expr [after time]} / unaffected when expr LABEL: entity [LIBID.]ENTITYID [(ARCHID)] unaffected when choice [{I choice}]]; [report string] [severity note | warning | [[generic map ({GENID => expr,})] error | failure]; [[generic map ({GENID => expr,})] [[generic map ({GENID => expr,})] port map ( {PORTID => SIGID,} )]; port map ( {PORTID  $\Rightarrow$  SIGID,} )]; port map ( {PORTID  $\Rightarrow$  SIGID,} )]; else}] {expr [after time]} | unaffected; LABEL: configuration [LIBID.]CONFID [LABEL:] [postponed] assert expr LABEL:] [postponed] SIGID <= LABEL: if expr generate {{expr [after time]} [{parallel\_statement}] LABEL: COMPID

## PREDEFINED ATTRIBUTES

end generate [LABEL];

{{parallel\_statement}

LABEL: for ID in range generate

end generate [LABEL];

Upper-bound of [nth] index Lower-bound of [nth] index Ascending type predicate ARYID'reverse\_range[(expr)] 'right down/to 'left ARYID'length[(expr)] Length of [rith] dimension Right-bound of [nth] index Value to the right in order Left-bound of [nth] index Signals activity on signal right >= 'left ? Value to the left in order Signals event on signal SIGID'delayed[(expr)] Delayed copy of signal SIGID'stable[(expr)] Signals event on signal Previous value in order String image of value Value of string image Upper-bound value Lower-bound value Position within type Right-bound value Next value in order 'left down/to 'right Left bound value Value at position Base type ARYID'ascending[(expr)] ARYID'range[(expr)] LYPID'rightof(expr) TYPID'image(expr) TYPID'value(string) SIGID'quiet[(expr)] ARYID'right[(expr)] ARYID'high[(expr)] FYPID'leftof(expr) TYPID'pos(expr) TYPID'val(expr) TYPID'ascending ARYID'Iow[(expr)] TYPID'succ(expr) PYPID'prec(expr) ARYID'Ieft[(expr)] TYPID'base TYPID'right FYPID'**high** TYPID'**left** TYPID'**low** 

SIGID'transaction[(expr)]

Toggles if signal active Value before last even Active driver predicate Time since last active Time since last event Name of object Pathname of object Pathname to object Activity on signal? Event on signal? Value of driver OBJID'instance\_name SIGID'driving\_value OBJID'simple\_name OBJID'path\_name SIGID'last\_active SIGID'last\_value SIGID'last\_event SIGID'driving SIGID'event SIGID'active

### 7. PREDEFINED TYPES

Array of characters hr, min, sec, ms, Integers >= 0 Floating-point True or false 32 or 64 bits Integers > 0 Array of bits 7-bit ASCII BIT\_VECTOR(NATURAL) STRING(POSITIVE) DELAY\_LENGTH CHARACTER INTEGER NATURAL **BOOLEAN** POSITIVE REAL

## 8. PREDEFINED FUNCTIONS

Returns current simulation time Deallocate dynamic object **DEALLOCATE**(ACCESSTYPOBJ)

FILE\_OPEN([status], FILEID, string, mode)
Open file
FILE\_CLOSE(FILEID) Close file

## 9. LEXICAL ELEMENTS

integer # hexint [. hexint] # [E[+I-] integer] decimal literal ::= integer [. integer] [**E**[+l-] integer] Identifier ::= letter { [underline] alphanumeric } based literal ::=

bit string literal ::=BIOIX " hexint "

-- comment text comment ::= © 1995 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted

## **Qualis Design Corporation**

Beaverton, OR USA Phone: +1-503-531-0377 FAX: +1-503-629-5525 E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card Verilog HDL Quick Reference Card