# EE/CE 6301: Advanced Digital Logic

Bill Swartz

Dept. of EE Univ. of Texas at Dallas

# Session 03


## **VHDL-for-Synthesis**

# **Dataflow Modeling**

#### **Dataflow Modeling**

- In Dataflow style of modeling, the internal working of an entity can be implemented using concurrent signal assignment.
- VHDL code Example:

Schematics afterSynthesis:



# **Behavioral Modeling**

#### **Behavioral Description**

- In Behavioral design, we specify the behavior of the circuit, and do not necessarily know the gate level implementation.
- The internal working of an entity can be implemented using a set of statements
- Synthesis takes care of implementing the circuit in gate level
- May or may not produce the most optimized circuit after synthesis

#### **Example 2: Behavioral 2-1 Mux**


VHDL Code:

```
--Example 2: Mux2 Behavioral VHDL code
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity behmux2 is
port ( x, y, s : in std logic ;
                 : out std logic ) ;
end behmux2;
architecture behmux2 arch of behmux2 is
begin
   with s select
         f \le x \text{ when '0'},
              y when '1',
             '0' when others;
end behmux2 arch;
```

 Behavior of 2-1 MUX is written using "with-select-when" statement in VHDL.

#### **Example 2: Synthesis and Simulation**

- Synopsys Synthesis
  - —Schematics before and after compilation:




Wave graph simulation:

Icur 80.0	Time (1 ns)																	
C1 80.0																		
Delta0.0	. 0	10	0.0	20	).0 I	30	. 0		40.0	)		50	. 0	60.	. 0	70	. 0	80
I1 IN_S							_		T					-				
I1 IN_X			<u> </u>			····			Ĺ							<u></u>		
I1 IN_Y	l .		<u></u>		Ĺ				Ĺ									
II DUT_F									Ĺ					l				

# **Structural Modeling**

#### **Structural Description**

- Structural design forces the tool to use certain gates with specified connections for synthesis.
- Gate level structure should be known. Example:



- Components and port mapping is used.
- Structure of the circuit would not alter after synthesis.

#### **Structural Modeling**

- The implementation of an entity is done through a set of interconnected components
- Contains:
  - Signal declaration
  - Component instances
  - Port maps
  - May contain wait statements (for simulation)
- Before instantiating the component it should be declared using component declaration.
- Component declaration declares the name of the entity and interface of a component.
- By structural modeling, we can force synthesizer to synthesize an exact gate-level structure with no optimization.

#### **Example 3: Structural 2-1 Mux**

#### VHDL Code:


```
--Example 3: Structural 2-1 Mux
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity and2 is
port ( A, B : in std logic;
Z : out std logic);
end and2;
architecture beh and2 of and2 is
begin -- beh and2
Z \le A and B:
end beh and2;
LIBRARY IEEE:
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity or2 is
port (A, B : in std logic;
Z : out std logic);
end or2:
architecture beh or2 of or2 is
begin -- beh or2
Z \le A \text{ or } B;
end beh or2;
```

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity not1 is
port ( A : in std logic;
Z : out std logic);
end not1;
architecture beh not1 of not1 is
begin -- beh not1
Z \le not A;
end beh not1;
--TOP LEVEL MODULE
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
ENTITY strucmux2 IS
PORT ( x, y, s : IN std logic ;
         f : OUT std logic ) ;
END strucmux2;
ARCHITECTURE strucmux2 arch OF
    strucmux2 IS
component and2
```

```
port ( A, B : in std logic;
Z : out std logic);
end component;
component or2
port ( A, B : in std logic;
Z : out std logic);
end component;
component not1
port ( A : in std logic;
Z : out std logic);
end component;
SIGNAL tmp1, tmp2, sbar: std logic;
BEGIN
S 1 : not1 port map(A \Rightarrow s, Z \Rightarrow
sbar);
S 2 : and2 port map(A \Rightarrow x, B \Rightarrow
sbar, Z => tmp1);
S 3 : and2 port map(A \Rightarrow y, B \Rightarrow s
Z \Rightarrow tmp2);
S 4 : or2 port map( A => tmp1, B =>
tmp2, Z \Rightarrow f);
END:
```

#### **Example 3: Synthesis**

Schematics after synthesis and compilation:



- Gate level-structure after synthesis remains just as we specified
  - —Useful for test (DFT) purposes for specified circuits.

#### **Don't-Cares in VHDL**

#### **Don't-Cares in VHDL**

- In logic synthesis and logic simulation, a don't-care is one
  of the values in a multi-valued logic system that denotes an
  unknown value, or a value that the designer (for whatever
  reason) does not care about.
- A don't-care or X value does not exist in hardware. In simulation, an X value can result from two or more sources driving a signal simultaneously, or the stable output of a flipflop not having been reached.
- In synthesized hardware, however, the actual value of such a signal will be either 0 or 1, but will not be determinable from the circuit's inputs.
- Synthesis tools can use don't-care values to determine where and how to perform area optimization. For example, a synthesis tool can use don't-care values to reduce the number of states and circuit size of finite state machines.

#### **Example 4: Don't-Cares in VHDL**

- Don't-care in digital design denotes a value could be either 0 or 1.
- Don't-cares are specified with '-' in VHDL.
- Suppose f is a function of minterms of a, b, c, and d such that:


$$f(a,b,c,d) = \sum m(1,4,5,7,13) + d(3,6)$$

Example 4 VHDL Code:


```
--Example 4: VHDL code including don't-cares
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity func is
port (
    a,b,c,d: in std_logic;
    f: out std_logic);
end func;
architecture archf of func is
    signal q:std_logic_vector(3 downto 0);
begin
```

#### **Example 4: Synthesis**

f is a function of a, b, c, and d:



After synthesis and design optimization:




#### **Don't-Cares in VHDL**

- When CASE or IF statements do not cover all possible input conditions unwanted latches may be generated to hold the output.
  - —Conditions that are not covered do not mean that they are don't-cares!
- Including the final ELSE clause or WHEN
   OTHERS clause in an IF or CASE statement
   can prevent this unwanted latch from being
   generated.

#### Don't-Cares in VHDL (cont'd)

• Example 4.1: 3-1 MUX with all conditions covered in case-when statement using when-others:

```
--Example 4.1: 3-1 MUX with all conditions covered
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity mux3r is
port ( A, B, C: in std logic;
    sel: in std logic vector(1 downto 0);
Z : out std logic);
end mux3r;
ARCHITECTURE mux3r arch OF mux3r IS
BEGIN
pMux : process (A,B,C,sel)
begin
   case sel is
   when "00" \Rightarrow Z \iff A;
   when "01" \Rightarrow Z \iff B;
   when others => Z <= C:
   end case:
end process pMux;
END;
```




**No Latch generated in Synthesis** 

#### Don't-Cares in VHDL (cont'd)

• Example 4.2: 3-1 MUX when all conditions are not covered in case-when statement:

```
--Example 4.2: 3-1MUX when all conditions are not covered
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity mux3w is
port ( A, B, C: in std logic;
    sel: in std logic vector(1 downto 0);
Z : out std logic);
end mux3w:
ARCHITECTURE mux3w arch OF mux3w IS
BEGIN
pMux : process (A,B,C,sel)
begin
   case sel is
   when "00" \Rightarrow Z \iff A;
   when "01" \Rightarrow Z \iff B;
   when "10" \Rightarrow Z <= C;
   when others => NULL;
   end case;
end process pMux;
END;
```



# **Synthesizer Analysis Report**

#### **Metrics Often Reported**

- The three main metrics of the synthesized design (and other metrics) can be reported by the tool.
- Depending on which library Synopsys tool uses (class, gtech, etc.), design metric values would differ.
- Total combinational area is reported in terms of equivalent 2-input NAND gates
- Non-combinational area would be non-zero for sequential designs containing flip-flops.
- Total dynamic power can be reported by the tool.
- Timing characteristics can be reported, and the values are given with respect to rising (r) and falling (f) times in nanoseconds.

### **Area Report (2-Input MUX Example)**

```
*************
Report : area
Design : behmux2
Version: V-2003.12
Date : Sun Jan 11 03:36:57 2009
***********
Library(s) Used:
   class (File: /home/cad/synopsys-2003/syn/libraries/syn/class.db)
Number of ports:
Number of nets:
                           5
Number of cells:
Number of references:
                           2
Combinational area:
                        4.000000
Noncombinational area:
                         0.00000
                        undefined (Wire load has zero net area)
Net Interconnect area:
Total cell area:
                         4.000000
                        undefined
Total area:
design analyzer>
***********
```

#### **Power Report**

\*\*\*\*\*\*\*\*\*\*\*\*

```
*************
Report : power
   -analysis effort low
Design : behmux2
Version: V-2003.12
Date : Sun Jan 11 03:36:57 2009
************
Library(s) Used:
   class (File: /home/cad/synopsys-2003/syn/libraries/syn/class.db)
Warning: The library cells used by your design are not characterized for internal power. (PWR-26)
Operating Conditions:
Wire Load Model Mode: top
        Wire Load Model
                                     Library
Design
behmux2
                     05 \times 05
                                    class
Global Operating Voltage = 5
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 0.100000ff
   Time Units = 1ns
   Dynamic Power Units = 100nW (derived from V,C,T units)
   Leakage Power Units = Unitless
 Cell Internal Power = 0.0000 nW
                                     (0%)
 Net Switching Power = 4.5201 uW (100%)
Total Dynamic Power = 4.5201 uW (100%)
Cell Leakage Power
                     = 0.0000
design analyzer>
```

#### **Timing Report**

```
Report : timing
       -path full
       -delay max
       -max paths 1
Design : behmux2
Version: V-2003.12
Date : Sun Jan 11 03:36:57 2009
************
Operating Conditions:
Wire Load Model Mode: top
 Startpoint: x (input port)
 Endpoint: f (output port)
 Path Group: (none)
 Path Type: max
 Des/Clust/Port Wire Load Model
                                      Library
 behmux2
           05x05
                                       class
 Point
                                       Incr
                                                Path
 input external delay
                                       0.00
                                                0.00 f
 x (in)
                                       0.00
                                                0.00 f
 U13/Z (IV)
                                       0.58
                                                0.58 r
                                       0.90
 U12/Z (EON1)
                                                1.48 f
 f (out)
                                       0.00
                                                 1.48 f
                                                 1.48
  data arrival time
```

(Path is unconstrained) design analyzer>

#### Report (cont'd)

Report of Area, Power and Timing:

```
(Path is unconstrained)
design analyzer>
*************
Report : area
Design : behmux2
Version: V-2003.12
    : Sun Jan 11 03:37:01 2009
Date
***********
Library(s) Used:
   class (File: /home/cad/synopsys-2003/syn/libraries/syn/class.db)
Number of ports:
Number of nets:
Number of cells:
Number of references:
                           2
Combinational area:
                         4.000000
Noncombinational area:
                         0.000000
Net Interconnect area:
                    undefined (Wire load has zero net area)
Total cell area:
                       4.000000
                        undefined
Total area:
design analyzer>
**********
```

#### Report (cont'd)

Report of Area, Power and Timing:

```
Report : power
   -analysis effort low
Design : behmux2
Version: V-2003.12
Date : Sun Jan 11 03:37:01 2009
***********
Library(s) Used:
   class (File: /home/cad/synopsys-2003/syn/libraries/syn/class.db)
Warning: The library cells used by your design are not characterized for internal power. (PWR-
    26)
Operating Conditions:
Wire Load Model Mode: top
         Wire Load Model
Design
                                       Library
behmux2
                      05 \times 05
                                       class
Global Operating Voltage = 5
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 0.100000ff
    Time Units = 1ns
   Dynamic Power Units = 100nW
                                  (derived from V,C,T units)
   Leakage Power Units = Unitless
 Cell Internal Power = 0.0000 nW
                                       (0%)
 Net Switching Power = 4.5201 uW
                                     (100%)
Total Dynamic Power = 4.5201 uW
                                    (100%)
```

#### Report (cont'd)

Report of Area, Power and Timing:

```
input external delay
Cell Leakage Power
                    = 0.0000
                                                          0.00 f
                                                0.00
                                              x (in)
design analyzer>
                                                0.00
                                                          0.00 f
***********
                                              U13/Z (IV)
Report : timing
                                                0.58
                                                          0.58 r
       -path full
                                              U12/Z (EON1)
       -delay max
                                                0.90
                                                          1.48 f
       -max paths 1
                                              f (out)
Design : behmux2
                                                0.00
                                                          1.48 f
Version: V-2003.12
                                              data arrival time
Date : Sun Jan 11 03:37:01 2009
                                                1.48
***********
Operating Conditions:
                                               (Path is unconstrained)
Wire Load Model Mode: top
 Startpoint: x (input port)
                                             design analyzer>
 Endpoint: f (output port)
 Path Group: (none)
 Path Type: max
 Des/Clust/Port Wire Load Model Library
 behmux2
                  05 \times 05
                                       class
 Point
                                       Incr
                                                 Path
```

# **Parametric Coding in VHDL**


#### **Parametric Coding in VHDL**

- The concept of generics is often used to parameterize components.
- Example 5.1: 32-bit 2-input MUX:

```
--Example 5.1: 32-bit input MUX
library IEEE;
use IEEE.std logic 1164.all;
entity mux32 is
generic(n : natural := 31);
port(
 x : in std logic vector (n downto 0);
 y : in std logic vector (n downto 0);
 s : in std logic;
 f : out std logic vector (n downto 0));
 end entity mux32;
 architecture behavior of mux32 is
 begin -- behavior -- no process needed with concurrent statements
   f \le y when s='1' or s='H' else x;
 end architecture behavior; -- of mux32
```

#### Example 5.1 (cont'd)

- Schematics after synthesis and design optimization:
- The generic statement allows parametric settings so that the design could be compiled for desired values.




#### **Parametric Loop in VHDL**

- Generic statement required in entity.
- Loop is declared using for-loop statement
- Example 5.2: VHDL code for a 32-bit adder:

```
-- Example 5.2: 32-bit input adder
library IEEE;
use IEEE.std logic 1164.all;
entity add32 is
 generic(n : natural := 31);
   port (a : in std logic vector (n downto 0);
          b : in std logic vector (n downto 0);
          cin : in std logic;
          sum : out std logic vector (n downto 0);
          cout : out std logic);
end entity add32;
architecture behavior of add32 is
begin -- behavior
  adder: process
           variable carry : std logic; -- internal
           variable isum : std logic vector(n downto 0); -- internal
         begin
           carry := cin;
           for i in 0 to n loop
             isum(i) := a(i) xor b(i) xor carry;
             carry := (a(i) and b(i)) or (a(i) and carry) or (b(i) and carry);
           end loop;
           sum <= isum;</pre>
           cout <= carry;</pre>
         end process adder;
end architecture behavior: -- of add32
```

## Example 5.2 (cont'd)

Schematic after synthesis and design optimization:




#### Parametric Coding in VHDL (cont'd)

- Iterative commands declared using for-generate statements
  - —Makes copies of concurrent statements
- Example 5.3: 32-bit 2-input MUX with forgenerate:

```
--Example 5.3: 32-bit input MUX with for-generate statements
library IEEE;
use IEEE.std logic 1164.all;
entity mux32 it is
generic(n : natural := 31);
port(
 x : in std logic vector (n downto 0);
y : in std logic vector (n downto 0);
 s : in std logic;
 f : out std logic vector (n downto 0));
 end entity mux32 it;
 architecture mux32 it arch of mux32 it is
 begin
    gen1: for i in 0 to n generate
            f(i) \le (x(i) \text{ and not s}) \text{ or (s and } y(i));
    end generate gen1;
 end architecture mux32 it arch;
```

### Example 5.3 (cont'd)


- The generate statement combines concurrent statements with a looping capability
- Schematics after synthesis and design optimization ->
- The same gate level structure achieved as in Example 5.1




# **Hierarchical Design in VHDL**

#### **Hierarchical Design in VHDL**


- VHDL supports design by creating modules of circuit components that can be used in another design
- Components and port mapping used in top level design






#### **Example 6: A hierarchical Design**

```
--Example 6: A hierarchical design
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity module is
port ( A, B : in std logic;
           Z : out std logic);
end module;
architecture module arch of module is
begin
   Z \le (A \text{ and not } B) \text{ or (not } A \text{ and } B);
end module arch;
--TOP LEVEL MODULE
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
ENTITY hier IS
PORT (a0, b0, a1, b1, a2, b2, a3, b3: IN std logic;
           o : OUT std logic ) ;
END hier:
ARCHITECTURE hier arch OF hier IS
component module
port ( A, B : in std logic;
           Z : out std logic);
end component;
SIGNAL p, q, r, s: std logic;
BEGIN
M 1 : module port map(A => a0, B => b0, Z => p);
M 2 : module port map(A \Rightarrow a1, B \Rightarrow b1, Z \Rightarrow q);
M 3 : module port map(A \Rightarrow a2, B \Rightarrow b2, Z \Rightarrow r);
M 4 : module port map(A \Rightarrow a3, B \Rightarrow b3, Z \Rightarrow s);
o <= p and g and r and s;
END;
```



#### **Example 6: Synthesis**

- Schematics design after Synopsys synthesis, design optimization and compilation:
- The module in this design is an XOR gate
- Each module would be optimized alone
- Does not necessarily optimize the whole design altogether




# **Sequential Modeling**

#### **Modeling Flip-Flops**

## D-flip-flop behavior

```
process(rst, clk)
  begin
    if rst = '1' then
        q <= '0';
    elsif clk'event and clk = '1' then
        q <= d; --rising edge triggered
    end if;
  end process;
end dff_arch;</pre>
```



## **Negative Edge Triggered D-Flip-flop**

#### VHDL Code:

```
-- Example 7.2 Negative Edged Triggered DFF
library ieee;
use ieee.std logic 1164.all;
   entity dflipn is port (
                                                                FD1
         d,clk: in std logic;
         q: out std logic );
   end dflipn;
architecture dflipn arch of dflipn is
   begin
       process(clk)
       begin
       if (clk'event and clk = '0') then
            q <= d; -- set the changes to the negative edge of clock
       end if:
      end process;
end dflipn arch;
```

## **Importance of Sensitivity List**

#### **Process and Sensitivity List**

- A process is a wrapper for sequential statements.
  - Sequential statements model combinational or synchronous logic (or both).
  - Statements within a process are executed sequentially.
  - Beware! Signal assignments are BOTH concurrent and sequential.
- A process is concurrent with other concurrent statements in an architecture.
- An architecture can have multiple processes.
- Signal changes in the sensitivity list cause the process to "run" or be evaluated.
  - All sequential statements in the process are "executed".
  - Variables are updated as statements are sequentially "executed".
  - Signal updates are scheduled as statements are sequentially "executed".
  - Signal updates occur when the process is suspended (finished).
- A common error is to think that signal updates take place when a sequential statement is executed.

#### **Importance of Sensitivity List**

- The signal sensitivity list is used to specify which signals should cause the process to be reevaluated.
- Whenever any event occurs on one of the signals in the sensitivity list, the process is reevaluated.
- A process is evaluated by performing each statement that it contains. These statements (the body of the process) appear between the begin and end keywords.
- Synthesis programs do not care about sensitivity list but gives you a warning if they are not complete.

#### **Example 8: Importance of Sensitivity List**

- If "d" input is added to the sensitivity list of D-Flip-Flop (Example 7.1), there would just be an overhead for simulation, but no false behavior for simulation or synthesis would be observed if it is not on the list.
  - This behavior is because of the rising-edge detection of D-Flip-Flop.
- Transparent latch should have the "d" input added to the sensitivity list, as change in input should be reflected at output when "en" is high.
- VHDL Code for Latch with input "d" on sensitivity list:

```
--Example 8.1: Transparent Latch
library ieee;
use ieee.std_logic_1164.all;
entity mylatch is
port( d:in std_logic;
    en:in std_logic;
    o:out std_logic);
end mylatch;
```

```
architecture mylatch_arch of mylatch is
begin

Latch_Data:process(en,d)
--sensitivity list
begin
  if (en = '1') then
   o <= d;
-- If en = 0, then o keeps its old value.
  end if;
end process Latch_Data;
end mylatch_arch;</pre>
```

#### Example 8 (cont'd)

- For combinational logic or latches you have to take more care with the sensitivity list.
- If "d" input is not on sensitivity list of the latch,
   -> wrong functionality in simulation.
- VHDL code of a latch with incorrect behavior:

```
--Example 8.2: Latch with incorrect behavior library ieee; use ieee.std_logic_1164.all; entity mylatch is port( d:in std_logic; en:in std_logic; o:out std_logic; end mylatch;
```


```
architecture mylatch_arch of mylatch is
begin

Latch_Data: process(en)
--sensitivity list
  begin
  if (en ='1') then
   o <= d;
-- If en = 0, then o keeps its old value.
  end if;
end process Latch_Data;
end mylatch_arch;</pre>
```

#### **Example 8: Synthesis & Test bench**

Synthesis of both example 8.1 and 8.2 codes

look alike!




#### VHDL Code for Test bench:

```
-- Test bench for Example 8: Latch
                                                signal in d, in en, out o: std logic := '0';
library IEEE;
                                                begin
USE IEEE.std logic 1164.all;
                                                imylatch:mylatch port map(d=>in d, en=>in en, o=>out o);
entity tbmylatch is
                                                in en<= not in en after 10 ns;
                                                in d<='0','1' after 25 ns, '0' after 35 ns;
end tbmylatch;
architecture tbmylatch arch of tbmylatch is
                                                end tbmylatch arch;
                                                configuration of mylatch of tbmylatch is
component mylatch
port( d:in std logic;
                                                for tbmylatch arch
                                                for imylatch:mylatch
     en:in std logic;
                                                use entity WORK.mylatch (mylatch arch);
      o:out std logic);
end component;
                                                end for:
                                                end for;
                                                end cf mylatch;
```


#### **Example 8: Simulation**

Simulation results of Example 8.1:

**Correct** 



Simulation results of Example 8.2:




# **Modeling Sequential FSM**

#### **Sequential Logic Using VHDL**

- Finite State Machine (FSM)
  - A circuit that has defined states and can switch between them if certain conditions exist
- Moore Machine
  - —A Moore machine has output(s) that depend on state only
  - —The FSM has the output(s) written in the state itself
- Mealy Machine
  - —A Mealy machine has output(s) that depend on both the state and input(s)
  - The FSM has the output written on edges

#### **Moore Machine**

#### State Diagram:



#### **Transition Table:**

Present State	Next	State	Output ( <b>Z</b> )
	<b>x</b> = 0	<b>x</b> = 1	
S0	S0	S2	0
S1	S0	S2	1
S2	<b>S</b> 2	S3	1
S3	S3	S1	0

#### **Example 9: Moore Machine**


#### VHDL Code:

```
--Example 9: Moore machine
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity moore is
port( x, clk:in bit;
     Z:out bit);
end moore;
architecture moore arch of moore is
type state type is (S0, S1, S2, S3);
signal current_state, next_state: state_type;
begin
 --process to hold synchronous elements (flip-flops)
SYNCH:process
begin
 wait until clk'event and clk='1';
 current state <= next state;</pre>
 end process;
```

```
--process to hold combinational logic
 COMBIN:process (current state, x)
 begin
  case current state is
  when SO =>
   Z <= '0';
                           Output is defined
   if x='0' then
                            outside if-then-else
   next state <= S0;</pre>
                            statement
   else
   next state <= S2;</pre>
  end if:
  when S1 =>
   Z <= '1':
   if x='0' then
   next state <= S0;</pre>
   else
    next state <= S2;</pre>
  end if;
  when S2 =>
  Z <= '1';
   if x='0' then
    next state <= S2;</pre>
   else
    next state <= S3;</pre>
  end if:
  when S3 =>
   z <= '0';
   if x='0' then
    next state <= S3;</pre>
   else
    next state <= S1;</pre>
  end if:
  end case:
 end process;
end moore arch;
```


## **Example 9: Moore Machine (cont'd)**

Schematics of Synthesized logic:



## **Mealy Machine**

#### State Diagram:



#### Transition table:

Present State	Next	State	Output ( <b>Z</b> )		
	x = 0	x = 1	x = 0	<b>x</b> = 1	
S0	S0	S2	0	1	
S1	S0	S2	0	0	
S2	S2	S3	1	0	
S3	S3	S1	0	1	

#### **Example 10: Mealy Machine**


#### VHDL Code:

```
--Example 10: Mealy machine
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity mealy is
port( x, clk:in bit;
      Z:out bit);
end mealy;
architecture mealy arch of mealy is
type state type is (S0, S1, S2, S3);
signal current_state, next_state: state_type;
begin
 --process to hold synchronous elements (flip-flops)
 SYNCH:process
 begin
 wait until clk'event and clk='1';
  current state <= next state;</pre>
 end process;
```

```
--process to hold combinational logic
 COMBIN:process (current state, x)
 begin
  case current state is
   when S0 =>
    if x='0' then
                                 Output is defined
    z <= '0';
    next state <= S0;</pre>
                                 inside if-then-else
   else
                                 statement
    Z <= '1':
    next state <= S2;</pre>
  end if:
  when S1 =>
    if x='0' then
    Z <= '0';
    next state <= S0;</pre>
   else
    Z <= '0';
    next state <= S2;</pre>
   end if:
  when S2 =>
    if x='0' then
    Z <= '1';
    next state <= S2;</pre>
    z <= '0';
    next_state <= S3;</pre>
   end if:
  when S3 =>
    if x='0' then
    Z \le '0';
    next state <= S3;</pre>
   else
    Z <= '1';
    next state <= S1;</pre>
   end if;
  end case;
 end process;
end mealy arch;
```

## **Example 10: Mealy Machine (cont'd)**

Schematics of Synthesized logic:



## **Asynchronous Modeling**

#### **Asynchronous Design**

 An asynchronous circuit is one in which synchronization is performed without a global clock

#### Advantages:

- —Elimination of clock skew problems.
- —Average-case performance.
- Adaptivity to processing and environmental variations.
- —Component modularity and reuse.
- -Lower system power requirements.
- —Reduced noise.

#### **Example 11: Asynchronous Design**

- Example 11: Design an asynchronous sequential circuit with two inputs P (pulse) and R (reset), and a single output Z that is normally 0. The output should be set to 1 whenever a 0 →1, or 1 → 0 transition occurs on P, and should be reset to 0 whenever R is 1
  - Flow Table (non-optimized)

Meaning		PR				
	_	00	01	11	10	
Idle, p=0	S0	SO	S3		SI	0
Rising, no reset	\$1	\$2		<b>S4</b>	SI	1
Falling, no reset	<b>S2</b>	<b>S2</b>	\$3	_	SI	1
Reset when p=0	<b>S</b> 3	SO	S3	S4		0
Reset when p=1	S4	-	83	<b>S</b> 4	\$5	0
Idle, p=1	S5	S2		\$4	S5	0

#### **Example 11: VHDL Code**


```
--Example 11: Asynchronous modeling in VHDL
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity asyn is
port (
 p,r: in std logic;
  z: out std logic);
end asyn;
architecture asvn arch of asvn is
      type states is (s0, s1, s2, s3, s4, s5);
      signal currentstate : states:= s0;
    begin
        state trans: process(p,r)
            case currentstate is
             when s0=>
                      if (p='0') and (r='0') then
                       currentstate<=s0;
                       z<='0';
                       elsif (p='0') and (r='1') then
                          currentstate<=s3;
                          z<='0';
                      elsif (p='1') and (r='1') then
                          currentstate<=s4:
                          z<='0':
                      else
                          currentstate<=s1;
                          z<='1':
                      end if:
             when s1=>
                      if (p='0') and (r='0') then
                       currentstate<=s2;
                       z<='1':
                       elsif (p='0') and (r='1') then
                          currentstate<=s3;
                          z<='0';
                      elsif (p='1') and (r='1') then
                          currentstate<=s4:
                          z<='0':
                      else
                          currentstate<=s1;
                          z<='1';
                      end if;
```

```
when s2=>
         if (p='0') and (r='0') then
          currentstate<=s2;
          z<='1';
         elsif (p='0') and (r='1') then
             currentstate<=s3:
             z<='0':
         elsif (p='1') and (r='1') then
             currentstate<=s4;
             z<='0':
         else
             currentstate<=s1;
             z<='1':
         end if;
when s3=>
         if (p='0') and (r='0') then
          currentstate<=s0;
          z<='0';
         elsif (p='0') and (r='1') then
             currentstate<=s3;
             z<='0':
         elsif (p='1') and (r='1') then
             currentstate<=s4;
             z<='0':
         else
             currentstate<=s1;
             z<='1';
         end if;
when s4=>
         if (p='0') and (r='0') then
          currentstate<=s2;
          z<='1';
         elsif (p='0') and (r='1') then
             currentstate<=s3;
             z<='0':
         elsif (p='1') and (r='1') then
             currentstate<=s4;
             z<='0';
             currentstate<=s5;
             z<='0':
         end if:
```

```
when s5=>
                     if (p='0') and (r='0') then
                      currentstate<=s2;
                      z<='1':
                     elsif (p='0') and (r='1') then
                         currentstate<=s3;
                         z<='0';
                     elsif (p='1') and (r='1') then
                         currentstate<=s4;
                         z<='0':
                         currentstate<=s5;
                         z<='0';
                     end if:
          end case:
     end process state trans;
end asyn arch;
```

## **Example 11: Synthesis**

Schematics of logic synthesis:




# Parallelism and Interaction Among Units

#### **Parallelism and Interaction Among Units**

VHDL concurrent statements allows parallelism among units.

```
--Example 12: Parallelism & Interaction
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity myand is
port ( A, B : in std logic;
Z : out std logic);
end myand;
architecture myand arch of myand is
begin
Z <= A and B after 10 ns;</pre>
end myand arch;
LIBRARY IEEE:
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity myxor is
port ( A, B : in std logic;
Z : out std logic);
end myxor;
architecture myxor arch of myxor is
begin
Z <= A xor B after 20 ns;</pre>
end myxor arch;
```

```
--TOP LEVEL MODULE
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
ENTITY mydesign IS
PORT (x, y : IN std logic ;
        f, g : OUT std logic ) ;
END mydesign;
ARCHITECTURE mydesign arch OF mydesign IS
component myand
port ( A, B : in std logic;
Z : out std logic);
end component;
component myxor
port ( A, B : in std logic;
Z : out std logic);
end component;
BEGIN
U 1 : myand port map(A \Rightarrow x, B \Rightarrow y, Z \Rightarrow f);
U 2 : myxor port map ( A \Rightarrow x, B \Rightarrow y, Z \Rightarrow g);
END:
```



## **Example 12: Synthesis**

Schematic of Synthesis: U\_1 myand


#### **Example 12: Test Bench**

• Test bench:

```
-- Test bench for Example 12
library IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic components.all;
entity tbmydesign is
end tbmydesign;
architecture tbmydesign arch of tbmydesign is
component myand
port ( A, B : in std logic;
Z : out std logic);
end component;
component myxor
port ( A, B : in std logic;
Z : out std logic);
end component;
component mydesign
PORT (x, y :in std logic;
      f, g :out std logic)
end component;
signal in x, in y, out f, out g: std logic;
begin
imydesign:mydesign port map(x=>in x, y=>in y, f=>out f, g=>out g);
in x<='0';
in y<='1';
end tbmydesign arch;
configuration of mydesign of tbmydesign is
for tbmydesign arch
for imydesign:mydesign
use entity WORK.mydesign(mydesign arch);
end for;
end for;
end cf mydesign;
```

#### **Example 12: Simulation**

Wave graph Simulation:



Outputs observed at respective times

# **Implementing Memory in VHDL**

#### **Example 13: Memory Module in VHDL**

```
--Example 12: A 4*4 RAM module
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity SRAM is
generic(
               width:
                               integer:=4;
               depth:
                               integer:=4;
               addr:
                               integer:=2);
port (Clock:
                               in std logic;
                               in std logic;
      Enable:
      Read:
                               in std logic;
      Write:
                               in std logic;
     Read Addr:
                               in std logic vector(addr-1 downto 0);
      Write Addr:
                               in std logic vector(addr-1 downto 0);
      Data in: in std logic vector(width-1 downto 0);
     Data out:
                               out std logic vector(width-1 downto 0)
);
end SRAM;
architecture behav of SRAM is
type ram type is array (0 to depth-1) of
      std logic vector(width-1 downto 0);
signal tmp ram: ram type;
begin
    -- Read Functional Section
    process (Clock, Read)
    begin
      if (Clock'event and Clock='1') then
          if Enable='1' then
               if Read='1' then
                    -- builtin function conv integer change the type
                   -- from std logic vector to integer
                   Data out <= tmp ram(conv integer(Read Addr));
               else
                   Data out <= (Data out'range => 'Z');
          end if:
      end if:
    end process;
```

Use of arrays

Read

#### **Example 13: Synthesis**

Schematics of logic synthesis:

