

Centre of Excellence in VLSI

UVM Lab Manual

www.maven-silicon.com



Maven Silicon Confidential

All the presentations, books, documents [hard copies and soft copies] labs and projects [Source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon



Table of Contents

Lab Instructions	4
Lab - 1 : Stimulus Modelling	6
Lab - 2 : Factory Overriding	8
Lab - 3 : Phases	9
Lab - 4 : Creating Agent	11
Lab - 5 : UVM Sequences	15
Lab - 6 : Virtual Interface	18
Lab - 7 : Agent Integration	21
Lab - 8 : Scoreboard	27
Lab - 9 : SOC Implementation	30
Lab - 10 : Coverage and Regression	33



Lab Instructions

- 1. The recommended editor is vi or gvim editor
- 2. The labs are copied inside the respective user's home directory i.e /home/user_name
- 3. Here \$HOME represents /home/user name
- 4. The following directory structure is followed for all the lab exercises:
 - sim/ contains make file to run the simulation
 - rtl/ contains DUT RTL code & interface.
 - *_agt_top/ contains driver, monitor, sequencer, agent, agt_top, agent configuration and transaction class
 - tb/ or env/ contains verification environment, scoreboard, virtual sequence, virtual sequence, environment configuration & top module
 - test/ contains testcases & package
 - solution contains the solution source codes
- 5. Mentor Graphics Questasim 2019 or Synopsys VCS tool can be used to run the simulation.
- 6. The tool can be selected using the command SIMULATOR = VCS/ Questa in the makefile

Questa:

The simulation process for Questa involves different steps such as:

- a. Creating the physical library & mapping it with logical library
- b. Compilation
- c. Optimization
- d. Simulation

Following are the Questa commands used for Batch mode simulation:

- a. vlib To create a physical working library
- b. vmap To map logical library with physical library
- c. vlog To compile Verilog & System Verilog files
- d. vopt To optimize the design
- e. vsim To load the design into the simulator
- f. run To run the simulation
- g. qverilog library creation, mapping, compile, and running simulation together



VCS:

The simulation process for VCS involves different steps such as:

- a. Compilation / Elaboration
- b. Simulation

Following are the VCS commands used for Batch mode simulation:

- a. vcs To compile Verilog & SystemVerilog files and generate an executable file (simv) which simulates the design
- 7. We use the makefile to run all the above commands
- 8. The targets in makefile can be used for Compilation, simulation, deleting certain log files, etc.
- 9. Use "make help" to understand various targets that can be used in each lab exercise.
- 10. For any technical support to do the lab exercises, please reach out to us on techsupport_vm@maven-silicon.com



Lab - 1: Stimulus Modelling

Objective : Creating Sequence item and exploring UVM built-in methods copy, compare, print, clone, etc

Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab01

Working Directory: wr_agt_top
Source Code: write xtn.sv

Instructions: The following instructions have been included in the source code as comments. Refer the comments in the source code and edit the source code.

- ✓ Extend write_xtn from uvm_sequence_item
- ✓ Add UVM Factory Registration Macro
- ✓ Add the following rand fields
 - data(`RAM WIDTH-1:0), address(`ADDR SIZE-1:0) and write (type bit)
- ✓ Add the rand control knobs declared in tb_defs.sv
 - *xtn_type* (enumerated type addr_t) for controlling the type of transaction
 - xtn_delay (integer type) for inserting delay between transactions
- ✓ Add the following constraints:
 - Data between 20 through 90
 - Address between 0 through 200
 - Distribute weights for xtn type: BAD XTN=2 and GOOD XTN=30
- ✓ Add following standard UVM Methods
 - Add code for new() constructor
 - Add code for do_copy() to copy address, data, write, xtn_type and xtn delay as per the instructions given in lab exercise
 - Add code for do_compare() to compare address, data, write, xtn_type and xtn delay as per the instructions given in lab exercise
 - understand the do print method implemented in the lab exercise
- ✓ In post_andomize method assign address to 6000 if xtn_type is BAD_XTN

Working Directory : wr_agt_top

Source Code : write xtn macros.sv

- ✓ Extend write xtn from uvm sequence item
- ✓ Add the following rand fields
 - data(`RAM_WIDTH-1:0), address(`ADDR_SIZE-1:0) and write (type bit)
- ✓ Add the rand control knobs declared in tb_defs.sv
 - *xtn_type* (enumerated type addr_t) for controlling the type of transaction
 - *xtn_delay* (integer type) for inserting delay between transactions
- ✓ Add factory registration and use macros for all the fields
- ✓ Add the following constraints:
 - Data between 20 through 90
 - Address between 0 through 200
 - Distribute weights for xtn type: BAD XTN=2 and GOOD XTN=30
- ✓ Add code for new() constructor
- ✓ In post_andomize method assign address to 6000 if xtn_type is BAD_XTN



Setting standards in VLSI Design

Working Directory : packages
Source Code : ram_pkg.sv

✓ Import uvm_pkg

✓ Include the following files

• uvm macros.svh, tb defs.sv, write xtn.sv

Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram_pkg
- ✓ Declare two handles of write xtn class wr copy xtnh and wr clone xtnh
- ✓ Declare a dynamic array of handles for write xtn as wr xtnh
- ✓ Declare a variable *no_trans* as int data type and initialize it with value 10.
- ✓ Within initial block
 - Allocate the size of the above-declared array equal to 10
 - Within for loop, Generate ten random transactions
 - Create 10 write_xtn class objects with different strings using \$sformatf
 - randomize & print the 10 transaction class objects
 - Copy the 5th transaction item into the 3rd transaction item using the copy method
 - Copy the 3rd transaction item into another item(wr_copy_xtnh) using the copy method
 - Note: Do create an instance for wr copy xtnh
 - Print the object wr copy xtnh in a tree format
 - Call Compare method on the 5th and 3rd transaction items
 - Using clone() method copy the 8th item to another item(wr clone xtnh)
 - Note: Do not create an instance for wr clone xtnh
 - Print the object wr clone xtnh in a line format

Simulation Process:

- ✓ Go to the directory: cd UVM LABS/Lab01/sim
- ✓ Call the target run test to run the simulation: make run test
- ✓ Observe the output and also cross check with the solution source code.
- ✓ Optionally add write_xtn_macros.sv in ram_pkg by removing write_xtn.sv and run the simulation by calling the target run_test: make run test

Learning outcomes:

How to define the transaction class

How to use UVM built-in methods like do copy, do print and do compare



Lab - 2: Factory Overriding

Objective : Understand factory registration and construction of objects using factory override methods

Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab02

Working Directory: wr_agt_top **Source Code**: short xtn.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend short xtn from write xtn
- ✓ Add UVM Factory Registration Macro
- ✓ Override Constraint for address such that it generates address which is always equal to 10
- ✓ Add code for constructor new()

Working Directory: packages

Source Code : ram_pkg.sv

- ✓ Import uvm pkg
- ✓ Include the following files
 - uvm_macros.svh, tb_defs.sv, write_xtn.sv, short_xtn.sv

Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import the ram pkg
- ✓ Declare handle for write xtn as wr xtnh
- ✓ Add build method
 - Create an instance of wr xtnh using factory create()
 - Randomize and print the transactions
- ✓ Within initial begin
 - Call build function 5 times (Without Overriding)
 - Call factory overriding method
 - Hint: Use factory.set_type_override_by_type Override before calling build function
 - Call build function 5 times

Simulation Process:

- ✓ Go to the directory: cd UVM LABS/Lab02/sim
- ✓ Call the target run test to run the simulation: make run test
- ✓ Observe the output and also cross-check with the solution source code.

Learning outcomes:

How to do factory overriding



Lab - 3: Phases

Objective: Explore different UVM phases

Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab03

Working Directory: wr_agt_top

Source Code : ram_wr_driver.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr driver from uvm driver
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
 - Call super.* phase() in every phase method ,* indicates build,connect,etc
 - Use 'uvm info in each of these phases and display the message
 - Hint: `uvm_info("RAM_DRIVER", "This is Build Phase ", UVM LOW)
 - In run phase raise and drop objections
 - Within raising and dropping the objections add a delay of 10 in the run phase before printing

Working Directory: wr_agt_top

Source Code : ram_wr_agent.sv


Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr agent from uvm agent
- ✓ Declare the handle of ram wr driver
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
 - Call super.*_phase() in every phase method ,* indicates build,connect,etc
 - Use 'uvm info in each of these phases and display the message
 - Hint: `uvm_info("RAM_AGENT", "This is Build Phase ", UVM LOW)
 - In the build phase create the instance of the driver
 - In run phase raise and drop objections
 - Within raising and dropping the objections add a delay of 100 in the run phase before printing

Working Directory: tb

Source Code: ram env.sv

- ✓ Extend ram_env from uvm_env
- ✓ Declare the handle of ram wr agent
- ✓ Add factory registration macro
- ✓ Add code for constructor new





- ✓ Add all the UVM phases:
 - Call super.*_phase() in every phase method ,* indicates build,connect,etc
 - Use `uvm_info in each of these phases and display the message
 - Hint: `uvm_info("RAM_ENV", "This is Build Phase ", UVM_LOW)
 - In the build phase create the instance of ram_wr_agent
 - In run phase raise and drop objections
 - Within raising and dropping the objections add a delay of 100 in the run phase before printing

Working Directory: test

Source Code: ram wr test.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram_wr_test from uvm_test
- ✓ Declare the handle of ram env
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
 - Call super.*_phase() in every phase method ,* indicates build,connect,etc
 - Use `uvm_info in each of these phases and display the message
 - Hint: `uvm_info("RAM_TEST", "This is Build Phase", UVM LOW)
 - In the build phase create the instance of ram env
 - In run phase raise and drop objections
 - Within raising and dropping the objections add a delay of 100 in the run phase before printing

Working Directory: packages **Source Code**: ram pkg.sv

- ✓ Import uvm_pkg
- ✓ Include the following files
 - uvm_macros.svh, tb_defs.sv, ram_wr_driver, ram_wr_agent, ram_env,ram_wr_test

Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram_pkg.sv
- ✓ Import the UVM package
- ✓ Include the uvm macros.svh
- ✓ Within initial block call run test("ram wr test")

Simulation Process:

- ✓ Go to the directory: cd UVM LABS/Lab03/sim
- ✓ Call the target run test to run the simulation: make run test
- ✓ Observe the output and understand the order of execution of phases
- ✓ Cross-check with solution source code


Learning outcomes:

Execution order of UVM phases



Lab - 4 : Creating Agent

Objective : Build the Class based environment with all the components such as driver, monitor, agent, etc.



Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab04

Working Directory: wr agent top

Source Code: ram wr agent config.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr agent config from uvm object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter *is_active* of type uvm_active_passive_enum and assign it to UVM ACTIVE
- ✓ Add the constructor new method

Working Directory: wr agent top

Source Code : ram wr sequencer.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr sequencer from uvm sequencer parameterized by write xtn
- ✓ Add UVM Factory Registration Macro
- ✓ Add the constructor new method

Working Directory: wr_agent_top

Source Code : ram wr monitor.sv



Setting standards in VLSI Design

- ✓ Extend ram wr monitor from uvm monitor
- ✓ Add UVM factory Registration
- ✓ Add the constructor new method
- ✓ Add the run() phase method and print info message "This is write monitor run phase"

Working Directory : wr_agent_top **Source Code** : ram wr driver.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram_wr_driver from uvm driver parameterized by write_xtn
- ✓ Add factory Registration
- ✓ Add constructor new() function
- ✓ Add run() phase method
 - In forever loop
 - Get the sequence item using seq item port
 - Call send to dut task
 - send the item done to the sequencer using seq item port
- ✓ Add task send_to_dut(write_xtn handle as an input argument)
 - Print the transaction

Working Directory : wr_agent_top
Source Code : ram wr agent.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram_wr_agent from uvm_agent
- ✓ Add UVM factory Registration
- ✓ Declare handle for configuration class ram wr agent config
- ✓ Declare handles of ram_wr_monitor, ram_wr_sequencer and ram_wr_driver with handle names as *monh*, *seqrh*, *drvh* respectively
- ✓ Add constructor new method
- ✓ Add build() phase method
 - Get the config object using uvm config db
 - Create ram_wr_monitor instance
 - If config parameter is active=UVM ACTIVE
 - Create instance of driver and sequencer
- ✓ Add connect() phase method
 - If config parameter is_active=UVM_ACTIVE, connect driver(TLM seq item port) and sequencer(TLM seq item export)

Working Directory : wr_agent_top
Source Code : ram_wr_seqs.sv

- ✓ Extend ram_wbase_seq from uvm_sequence parameterized by write_xtn
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Extend ram_rand_wr_xtns from ram_wbase_seq;
- ✓ Add Factory registration
- ✓ Add constructor new method



Setting standards in VLSI Design

- ✓ Add task body method
 - Generate 10 transactions of type write xtn
 - create req instance
 - start_item(req)
 - assert for randomization
 - finish_item(req)

Working Directory: tb

Source Code: ram env.sv


Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram env from uvm env
- ✓ Declare the handle of ram wr agent with handle name as wr agnth
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add build phase
 - create the instance of ram wr agent

Working Directory: test

Source Code: ram test.sv

- ✓ Extend ram base test from uvm test
- ✓ Add factory Registration
- ✓ Declare the ram_env and ram_wr_agent_config handles as *ram_envh* and *m ram cfg* respectively
- ✓ Define Constructor new() function
- ✓ Add build() phase method
 - Create the instance of config object
 - Set is active in config object to UVM ACTIVE
 - Set the config object into UVM config DB
 - Create the instance for env
- ✓ Extend ram_random_test from ram_base_test;
- ✓ Declare the handle for ram rand wr xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
 - In build phase call build phase of ram base test
- ✓ Add end_of_elobration() phase method
 - print topology
- ✓ Add run() phase method
 - Raise objection
 - Create instance for sequence
 - Start the sequence on write agent sequencer
 - Drop objection





Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram_test_pkg.sv✓ Import the UVM package✓ Include the uvm macros.svh
- ✓ Within initial block call run test("ram random test")

Simulation Process:

- ✓ Go to the directory: cd UVM LABS/Lab04/sim
- ✓ Call the target run test to run the simulation: make run test
- ✓ Observe the output and also cross-check with the solution source code.


Learning outcomes:

How to create a UVM agent



Lab - 5 : UVM Sequences

Objective: Build sequences to generate stimulus for different scenarios



Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab05

Working Directory: wr_agt_top
Source Code: ram_wr_seqs.sv

- ✓ Extend ram_wbase_seq from uvm_sequence parametrized with write_xtn
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Extend ram rand wr xtns from ram wbase seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
 - Generate 10 transactions of type write xtn
 - Create req instance
 - start item(req)
 - assert for randomization
 - finish item(req)
- ✓ Extend ram single addr wr xtns from ram wbase seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
 - Generate 10 sequence items with address always equal to 55



Setting standards in VLSI Design

- Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block
- ✓ Extend ram_ten_wr_xtns from ram_wbase_seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
 - Write the random data on memory address locations consecutively from 0 to 9
 - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside for loop begin end block
- ✓ Extend ram odd wr xtns from ram wbase seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
 - write the 10 random data in odd memory address locations
 - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block
- ✓ Extend ram even wr xtns from ram wbase seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
 - write the 10 random data in even memory address locations
 - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block

Working Directory: test

Source Code: ram test.sv

- ✓ Extend ram_single_addr_test from ram_base_test
- ✓ Declare the handle for ram_single_addr_wr_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
 - In build phase call build phase of ram_base_test
- ✓ Add run() phase method
 - Raise objection
 - Create instance for sequence
 - Start the sequence on write agent sequencer
 - Drop objection
- ✓ Extend ram ten addr test from ram base test
- ✓ Declare the handle for ram_ten_wr_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
 - In build phase call build phase of ram base test
- ✓ Add run() phase method
 - Raise objection
 - Create instance for sequence
 - Start the sequence on write agent sequencer
 - Drop objection
- Extend ram odd addr test from ram base test
- ✓ Declare the handle for ram_odd_wr_xtns sequence



Setting standards in VLSI Design

- ✓ Add constructor new method
- ✓ Add build() phase method
 - In build phase call build phase of ram base test
- ✓ Add run() phase method
 - Raise objection
 - Create instance for sequence
 - Start the sequence on write agent sequencer
 - Drop objection
- ✓ Extend ram even addr test from ram base test
- ✓ Declare the handle for ram even wr xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
 - In build phase call build phase of ram base test
- ✓ Add run() phase method
 - Raise objection
 - Create instance for sequence
 - Start the sequence on write agent sequencer
 - Drop objection

Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram_test_pkg.sv
- ✓ Import the UVM package
- ✓ Include the uvm _macros.svh
- ✓ Within initial block call run test()

Simulation Process:

- ✓ Go to the directory: cd UVM LABS/Lab05/sim
- ✓ Call the target run test to run ram single addr test: make run test
- ✓ Call the target run test1 to run ram ten addr test: make run test1
- ✓ Call the target run test2 to run ram odd addr test: make run test2
- ✓ Call the target run test3 to run ram even addr test: make run test3
- ✓ Observe the output and also cross check with the solution source code.


Learning outcomes:


Generating different scenarios[Testcases] by defining various random sequences[Stimulus] using a UVM sequence item[Transaction].



Lab - 6 : Virtual Interface

Objective: Connecting virtual interface with a static interface using config_db





Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab06

Working Directory: wr agent top

Source Code: ram wr agent config.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

✓ Extend ram wr agent config from uvm object

✓ Add UVM Factory Registration Macro



Setting standards in VLSI Design

- ✓ Declare parameter *is_active* of type uvm_active_passive_enum and assign it to UVM ACTIVE
- ✓ Declare virtual interface handle for ram if as *vif*
- ✓ Add the constructor new method

Working Directory : wr_agent_top
Source Code : ram wr driver.sv


Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr driver from uvm driver parameterized by write xtn
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WDR MP as modport
- ✓ Declare the ram_wr_agent_config handle as *m_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
 - Call super.build phase(phase)
 - Get the config object using uvm config db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Get the sequence item using seq_item_port
 - Call send to dut task provided
 - send the item_done to the sequencer using seq_item_port
- ✓ Understand the send_to_dut(write_xtn handle as an input argument)provided

Working Directory: wr_agent_top

Source Code : ram wr monitor.sv

- ✓ Extend ram wr monitor from uvm monitor
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WMON MP as modport
- ✓ Declare the ram_wr_agent_config handle as *m_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
 - Call super.build phase(phase)
 - Get the config object using uvm_config_db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the monitor's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Call collect_data task provided
- ✓ Understand the collect data task provided





Working Directory: tb

Source Code: ram env.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram env from uvm env
- ✓ Declare the handle of ram wr agent with handle name as wr agnth
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add build phase
 - create the instance of ram wr agent

Working Directory: test

Source Code: ram vtest lib.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram base test from uvm test
- ✓ Add factory Registration
- ✓ Declare the ram_env and ram_wr_agent_config handles as *ram_envh* and *m_ram_cfg* respectively
- ✓ Define Constructor new() function
- ✓ Add the method config ram
 - Set is active to UVM ACTIVE
 - Get the virtual interface from the config database "vif"
- ✓ Add build() phase method
 - Create the instance of ram_wr_agent_config
 - Call the config ram method
 - Set the config object into UVM config DB
 - Create the instance for ram env

Working Directory: tb **Source Code**: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram_test_pkg.sv
- ✓ Import the UVM package
- ✓ Instantiate ram if with clock as input
- ✓ Within initial
- ✓ Set the virtual interface into config database "vif" using the uvm_config_db
- ✓ Call run_test

Simulation Process:

- ✓ Go to the directory cd UVM LABS/Lab06/sim
- ✓ Call the target run test to run the simulation: make run test
- ✓ Observe the output and also cross-check with the solution source code.


Learning outcomes:

How to connect the virtual interface with static interface



Lab - 7: Agent Integration

Objective: Integration of write agent and read agent



Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab07

Working Directory: wr_agt_top

Source Code: ram wr agent config.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram wr agent config from uvm object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter *is_active* of type uvm_active_passive_enum and assign it to UVM ACTIVE
- ✓ Declare virtual interface handle for ram if as *vif*
- ✓ Declare the *mon rcvd xtn cnt* as static int and initialize it to zero
- ✓ Declare the *drv data sent cnt* as static int and initialize it to zero
- ✓ Add the constructor new method

Working Directory: wr_agt_top

Source Code : ram_wr_driver.sv

- ✓ Extend ram_wr_driver from uvm_driver parameterized by write_xtn
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WDR MP as modport
- \checkmark Declare the ram wr agent config handle as m cfg
- ✓ Add constructor new () function
- ✓ Add build phase



Setting standards in VLSI Design

- Call super.build phase(phase)
- Get the config object using uvm config db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Get the sequence item using seq item port
 - Call send to dut task provided
 - send the item_done to the sequencer using seq_item_port
- ✓ Understand the send to dut(write xtn handle as an input argument)provided
- ✓ In send_to_dut task after driving logic increment the count drv_data_sent_cnt in the configuration object
- ✓ Add report phase and display the drv_data_sent_cnt

Working Directory: wr agt top

Source Code : ram wr monitor.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram_wr_monitor from uvm_monitor
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WMON MP as modport
- ✓ Declare the ram wr agent config handle as m cfg
- ✓ Add constructor new() function
- ✓ Add build phase
 - Call super.build_phase(phase)
 - Get the config object using uvm config db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Call collect_data task provided
- ✓ Understand the collect data task provided
- ✓ Increment mon revd_xtn_cnt which is in configuration class
- ✓ Add report phase and display the mon rcvd xtn cnt

Working Directory : rd agt top

Source Code : ram_rd_agent_config.sv

- ✓ Extend ram_rd_agent_config from uvm_object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter *is_active* of type uvm_active_passive_enum and assign it to UVM ACTIVE
- ✓ Declare virtual interface handle for ram if as *vif*
- ✓ Declare the *mon rcvd xtn cnt* as static int and initialize it to zero
- ✓ Declare the *drv data sent cnt* as static int and initialize it to zero
- ✓ Add the constructor new method





Setting standards in VLSI Design

Working Directory : rd_agt_top

Source Code : ram rd driver.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram rd driver from uvm driver parameterized by read xtn
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with RDR MP as modport
- \checkmark Declare the ram rd agent config handle as m cfg
- ✓ Add constructor new () function
- ✓ Add build phase
 - Call super.build phase(phase)
 - Get the config object using uvm config db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Get the sequence item using seq item port
 - Call send to dut task provided
 - send the item_done to the sequencer using seq_item_port
- ✓ Understand the send_to_dut(read_xtn handle as an input argument)provided
- ✓ In send_to_dut task after driving logic increment the count drv_data_sent_cnt in the configuration object
- ✓ Add report phase and display the drv data sent cnt

Working Directory: rd agt top

Source Code: ram rd monitor.sv

- ✓ Extend ram_rd_monitor from uvm_monitor
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with RMON_MP as modport
- ✓ Declare the ram_rd_agent_config handle as *m_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
 - Call super.build phase(phase)
 - Get the config object using uvm config db
- ✓ Add connect phase
 - In connect phase assign the configuration object's virtual interface to the monitor's virtual interface instance
- ✓ Add run() phase method
 - In forever loop
 - Call collect data task provided
- ✓ Understand the collect data task provided
- ✓ Increment mon_revd_xtn_cnt which is in configuration class
- ✓ Add report phase and display the mon rcvd xtn cnt



Setting standards in VLSI Design

Working Directory: tb

Source Code: ram virtual sequencer.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram_virtual_sequencer from uvm_sequencer parametrized with uvm sequence item
- ✓ Add factory Registration
- ✓ Declare handles for ram_wr_sequencer and ram_rd_sequencer as wr_seqrh & rd seqrh
- ✓ Add constructor new() function

Working Directory: tb

Source Code: ram virtual seqs.sv


Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram vbase seq from uvm sequence parametrized with uvm sequence item
- ✓ Add factory Registration
- ✓ Declare handles for ram_wr_sequencer, ram_rd_sequencer and ram_virtual sequencer as wr_seqrh, rd_seqrh, vsqrh
- ✓ Add constructor new() function
- ✓ Add task body
 - Assign virtual sequencer handle(m_sequencer) to vsqrh
 - Hint : Use \$cast(vsqrh, m_sequencer)
 - Assign the sub-sequencer handles with the sub-sequencer handles of the virtual sequencer
- ✓ Extend ram_single_vseq from ram_vbase_seq
- ✓ Add factory Registration
- ✓ Add constructor new() function
- ✓ Add task body
 - Call super.body();
 - Create the instance of ram_single_addr_wr_xtns & ram single addr rd xtns
 - Start write and read sequences on respective sequencers
- ✓ Repeat the above steps for the remaining 3 sequences i.e ten, odd & even vsequences

Working Directory: tb

Source Code: ram tb.sv

- ✓ Extend ram tb from uvm env
- ✓ Add Factory Registration
- ✓ Declare handles for ram_wr_agt_top, ram_rd_agt_top and ram_virtual_sequencer as wagt top,ragt top and v sequencer respectively
- ✓ Declare handle for ram env config object as m cfg
- ✓ Add constructor new() function
- ✓ Add build phase
 - Get configuration object ram_env_config from database using uvm config db()
 - If ram_env_config parameter has_wagent=1
 - set m_cfg.m_wr_cfg into config database "ram_wr_agent_config" using uvm config db
 - Create instance for ram_wr_agt_top





- If ram env config parameter has ragent=1
 - Set m cfg.m rd cfg into config database "ram rd agent config" using uvm config d
 - Create instance for ram rd agt top
- If ram env config parameter has virtual sequencer=1
 - Create the instance of v sequencer handle
- Add connect phase
 - If ram env config parameter has virtual sequencer=1
 - Connect virtual sequencers to UVC sequencers
 - Hint: v sequencer.wr seqr = wagt top.agnth.seqrh
 - v sequencer.rd seqr = ragt top.agnth.seqrh


Working Directory: test

Source Code : ram vtest lib.sv

> **Instructions**: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram base test from uvm test
- Add factory Registration
- ✓ Declare the handles ram_tb, ram_env_config, ram_wr_agent_config and rd agent config as ram envh, m tb cfg, m wr cfg & m rd cfg
- ✓ Declare has ragent=1 & has wagent=1 as int data type
- ✓ Define Constructor new() function
- ✓ Add the method config ram
 - In ram wr agent config object set is active to UVM ACTIVE
 - Get the virtual interface from the config database "vif"
 - Assign m wr cfg to m tb cfg.m wr cfg
 - In ram rd agent config object set is active to UVM ACTIVE
 - Get the virtual interface from the config database "vif"
 - Assign m rd cfg to m tb cfg.m rd cfg
 - Assign local has wagent & has ragent variables to the variables in ram env config
 - set the m tb cfg object into UVM config DB "ram env config"
- Add build() phase method
 - Create the instance for ram env config
 - Create the instance for ram wr agent config
 - Create the instance for ram_rd_agent_config
 - Call the config ram method
 - Create the instance for ram tb
- Extend ram single addr test from ram base test
- Add Factory Registration
- ✓ Declare the handle for ram single vseq virtual sequence
- ✓ Add constructor new() function
- Add build phase
 - Call build phase of ram base test
- Add run phase
 - Raise objection
 - Create an instance for sequence
 - Start the sequence on virtual sequencer
 - Drop objection
- Repeat the above steps for the remaining 3 test cases i.e ten, odd & even test cases

Working Directory: tb





Source Code: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Within initial
- ✓ Set the virtual interface into config database "vif" using the uvm config db
- ✓ Call run_test

Simulation Process:

- ✓ Go to the directory cd UVM LABS/Lab07/sim
- ✓ Call the target run test to run ram single addr test: make run test
- ✓ Call the target run test1 to run ram_ten_addr_test: make run_test1
- ✓ Call the target run_test2 to run ram_odd_addr_test: make run_test2
- ✓ Call the target run_test3 to run ram_even_addr_test: make run_test3
- ✓ Observe the output and also cross-check with the solution source code.


Learning outcomes:

How to integrate write agent, read agent and virtual sequencer



Lab - 8: Scoreboard

Objective: Scoreboard Implementation and Integration




Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab08

Working Directory: tb

Source Code : ram scoreboard.sv

- ✓ Extend ram scoreboard from uvm scoreboard
- ✓ Declare handles for uvm_tlm_analysis_fifos parameterized by read & write transactions as *fifo_rdh* & *fifo_wrh* respectively
 - Hint: uvm_tlm_analysis_fifo #(read_xtn) fifo_rdh
 - uvm_tlm_analysis_fifo #(write_xtn) fifo_wrh
- Add the following integers for Scoreboard Statistics
 - wr xtns in : calculates number of write transactions
 - rd xtns in: calculates number of read transactions
 - xtns compared: number of xtns compared
 - xtns dropped: calculates number of xtns failed
 - Add factory registration
 - Declare an Associative array as a reference model type logic [63:0] and index type int
 - Declare handles of type write_xtn & read_xtn as wr_data & rd_data to store the tlm analysis fifo data
 - Add Constructor function
 - Create instances of uvm_tlm_analysis fifos inside the constructor using new("fifo h", this)






- Explore mem write method to write write xtn into ref model
- Explore mem read method to read read xtn from ref model
- ✓ Add run phase
 - In forever loop
 - Get and print the write data using the tlm fifo
 - Call the method mem write
 - In forever loop
 - Get and print the read data using the tlm fifo
 - Call the method check data
- ✓ Explore method check data

Working Directory : tb

Source Code: ram tb.sv

- ✓ Extend ram tb from uvm env
- ✓ Add Factory Registration
- ✓ Declare handles for ram_wr_agt_top, ram_rd_agt_top and ram_virtual_sequencer as wagt_top,ragt_top and v_sequencer respectively
- ✓ Declare handle for ram scoreboard as *sb*
- ✓ Declare handle for ram env configuration class as *m* cfg
- ✓ Add constructor new() function
- ✓ Add build phase
 - Get configuration object ram_env_config from database using uvm_config db()
 - If ram_env_config parameter has_wagent=1
 - set m_cfg.m_wr_cfg into config database "ram_wr_agent_config" using uvm config db
 - Create instance for ram wr agt top
 - If ram env config parameter has ragent=1
 - Set m_cfg.m_rd_cfg into config database "ram_rd_agent_config" using uvm_config_d
 - Create instance for ram rd agt top
 - If ram env config parameter has virtual sequencer=1
 - Create the instance of v sequencer handle
 - If ram env config parameter has scoreboard=1
 - Create the instance of scoreboard handle
- ✓ Add connect phase
 - If ram_env_config parameter has_virtual_sequencer=1
 - Connect virtual sequencers to UVC sequencers
 - Hint: v_sequencer.wr_seqr = wagt_top.wr_agnth.seqrh
 - v_sequencer.rd_seqr = ragt_top.rd_agnth.seqrh
 - If ram_env_config parameter has_scoreboard=1
 - Connect the monitor analysis port to scoreboard's uvm_tlm fifo's analysis export
 - Hint:
 - wagt_top.agnth.monh.monitor_port.connect(sb.fifo_wrh.analysis_export)
 - ragt_top.agnth.monh.monitor_port.connect(sb.fifo_rdh.analysis_e xport)





Setting standards in VLSI Design

Working Directory : rd_agt_top

Source Code : ram rd monitor.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare analysis TLM port to connect the monitor to the scoreboard
- ✓ Create an object for handle monitor port using new in the class constructor
- ✓ In the collect_data task provided call write method of analysis port after collecting the data

Working Directory: wr agt top

Source Code : ram wr monitor.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare analysis TLM port to connect the monitor to the scoreboard
- ✓ Create an object for handle monitor_port using new in the class constructor
- ✓ In the collect_data task provided call write method of analysis port after collecting the data

Simulation Process:


- ✓ Go to the directory cd UVM LABS/Lab08/sim
- ✓ Call the target run test to run ram single addr test: make run test
- ✓ Call the target run test1 to run ram ten addr test: make run test1
- ✓ Call the target run test2 to run ram odd addr test: make run test2
- ✓ Call the target run test3 to run ram even addr test: make run test3
- ✓ Observe the output and also cross-check with the solution source code.


Learning outcomes:

How to Implement the scoreboard & connect with the agent's monitor analysis port



Lab - 9 : SOC Implementation





Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab09

Working Directory: tb

Source Code : ram virtual sequencer.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- In ram_virtual_sequencer declare dynamic array of handles for ram_wr_sequencer and ram_rd_sequencer as wr_seqrh[] & rd_seqrh[]
- ✓ Declare handle for ram env config
- ✓ In build phase
 - Create dynamic array handles wr_seqrh & rd_seqrh equal to the config parameter no of duts

Working Directory: tb

Source Code: ram virtual seqs.sv

- ✓ In ram_vbase_seq declare dynamic array of handles for ram_wr_sequencer and ram rd sequencer as wr seqrh[] & rd seqrh[]
- ✓ Declare handle for ram env config
- ✓ In task body get the config object ram_env_config from database using uvm config db
- ✓ Initialize the dynamic arrays for write & read sequencers to m cfg.no of duts
- ✓ Assign ram_wr_sequencer & ram_rd_sequencer handles to virtual sequencer's ram_wr_sequencer & ram_rd_sequencer handles
 - Hint : use foreach loop
- ✓ In the extended class ram_single_vseq



Setting standards in VLSI Design

- In task body()
 - Create the instances for ram_single_addr_wr_xtns & ram single addr rd xtns
 - Within for loop start the write and read sequences on all the corresponding write and read sequencers
- ✓ Repeat the above steps for the remaining 3 sequences i.e ten, odd & even vsequences

Working Directory: tb

Source Code : ram_env_config.sv


Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare dynamic array of handles for the sub_components ram_wr_agent_config & ram rd agent config as m wr agent cfg & m rd agent cfg
- ✓ Declare variable no of duts as int which can be set to the required dut value

Working Directory: tb

Source Code: ram tb.sv

- ✓ In ram tb class
- ✓ Declare dynamic array of handles for ram_wr_agt_top, ram_rd_agt_top as wagt_top,ragt_top and respectively
- ✓ Declare dynamic array of handles for ram scoreboard as *sb*
- ✓ In build phase
 - If ram env config parameter has wagent=1
 - Initialize the dynamic array wagt top[] to m cfg.no of duts
 - Inside a foreach loop of wagt top[i]
 - set ram_wr_agent_config into the database using the ram_env_config's ram_wr_agent_config object
 - Create the instances of wagt top[i] handles
 - If ram env config parameter has ragent=1
 - Initialize the dynamic array ragt_top[] to m_cfg.no_of_duts
 - Inside a foreach loop of ragt_top[i]
 - set ram_rd_agent_config into the database using the ram_env_config's ram_rd_agent_config object
 - Create the instances of ragt top[i] handles
 - If ram env config parameter has scoreboard=1
 - Initialize the dynamic array sb[] to m_cfg.no_of_duts
 - Inside a foreach loop of ragt_top[i]
 - Create the instances of sb[i] handles
- ✓ Add connect phase
 - Connect virtual sequencer's sub sequencers to the envirnoment's write & read sequencers
 - Inside a foreach loops for *agt_top[i]
 - Hint: v sequencer.wr seqrh[i] = wagt top[i].agnth
 - v sequencer.rd seqrh[i] = ragt top[i].agnth
 - Connect the corressponding analysis port of all the monitors to the analysis export of all the tlm analysis fifo's in the scoreboard
 - Inside a foreach loops for *agt_top[i]
 - Hint:wagt_top[i].agnth.monh.monitor_port.connect(sb[i].fifo_wrh. analysis export)





ragt_top[i].agnth.monh.monitor_port.connect(sb[i].fifo_rdh.analys is_export)

Working Directory: test

Source Code : ram_vtest_lib.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In ram base test
 - Declare dynamic array of handles for ram_wr_agent_config & ram_rd_agent_config as m_wr_cfg[] & m_rd_cfg[]
- ✓ In function config ram
 - Initialize the dynamic array of handles for ram_rd_agent_config equal to no of duts(As shown for ram wr agent config)
 - Create instances for ram rd agent config
 - For all the configuration objects, set the following parameters
 - is_active to UVM_ACTIVE
 - Get the virtual interface from the config database
 - Assign the ram_rd_agent_config handle to the environment config's (ram env config) ram rd agent config handle
 - Assign no of duts to local m tb cfg.no of duts
 - Assign has ragent to local m tb cfg.has ragent
 - Assign has wagent to local m tb cfg.has wagent
- ✓ In build() phase method
 - Initialize the dynamic array of handles for ram_rd_agent_config equal to no of duts (as shown for ram wr agent config)
 - Call function config ram which configures all the parameters
 - Set the env config object into UVM config DB

Working Directory: tb Source Code: top.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Instantiate 4 ram if interface instances in0,in1,in2,in3 with clock as input
- ✓ Within initial begin
 - Set the virtual interface instances as strings vif_0,vif_1,vif_2,vif_3 using the uvm config db
 - Call run test

Simulation Process:

- ✓ Go to the directory cd UVM LABS/Lab09/sim
- ✓ Call the target run_test to run the simulation: make run_test
- ✓ Observe the output and also cross-check with the solution source code.

Learning outcomes:

How to build a reusable configurable testbench environment with multiple agents



Lab - 10 : Coverage and Regression

Objective: Adding Functional Coverage and running the Regression Simulation

Main Working Directory: \$HOME/VLSI RN/UVM LABS/Lab10

Working Directory: tb

Source Code: ram scoreboard.sv

Instructions: The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In ram scoreboard class
 - Declare handles for read & write coverage data as read_cov_data & write_cov_data of type read_xtn & write_xtn respectively
 - Write the covergroup *ram_fcov1* for write transactions
 - Write the covergroup *ram_fcov2* for read transactions
 - (Note: The covergroup is provided)
 - In constructor create the instances for covergroup ram_fcov1 & ram_fcov2
 - In the run phase
 - Sample the covergroups appropriately as per comments showed in lab exercise based on write or read

Simulation Process:

- ✓ Go to the directory cd UVM LABS/Lab10/sim
- ✓ Call the target run test to run ram single addr test: make run test
- ✓ Call the target run test1 to run ram ten addr test: make run test1
- ✓ Call the target run test2 to run ram odd addr test: make run test2
- ✓ Call the target run test3 to run ram even addr test: make run test3
- ✓ Call make regress finally and check the coverage report
- ✓ Observe the output and also cross check with the solution source code.

Learning outcomes:

Verification Sign-off: Achieving the coverage closure by writing various test cases