



Centre of Excellence in VLSI

# **UVM**

## **Lab Manual**

[www.maven-silicon.com](http://www.maven-silicon.com)

## **Maven Silicon Confidential**

All the presentations, books, documents [hard copies and soft copies] labs and projects [Source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon

## Table of Contents

Lab Instructions.....	4
Lab - 1 : Stimulus Modelling .....	6
Lab - 2 : Factory Overriding .....	8
Lab - 3 : Phases .....	9
Lab - 4 : Creating Agent.....	11
Lab - 5 : UVM Sequences .....	15
Lab - 6 : Virtual Interface.....	18
Lab - 7 : Agent Integration.....	21
Lab - 8 : Scoreboard .....	27
Lab - 9 : SOC Implementation .....	30
Lab - 10 : Coverage and Regression .....	33

## Lab Instructions

1. The recommended editor is vi or gvim editor
2. The labs are copied inside the respective user's home directory i.e /home/user\_name
3. Here \$HOME represents /home/user\_name
4. The following directory structure is followed for all the lab exercises:

sim/            - contains make file to run the simulation

rtl/            - contains DUT RTL code & interface.

\*\_agt\_top/ - contains driver, monitor, sequencer, agent, agt\_top, agent configuration and transaction class

tb/ or env/ - contains verification environment, scoreboard, virtual sequence, virtual sequencer, environment configuration & top module

test/           - contains testcases & package

solution       - contains the solution source codes

5. Mentor Graphics Questasim\_2019 or Synopsys – VCS tool can be used to run the simulation.
6. The tool can be selected using the command SIMULATOR = VCS/ Questa in the makefile

### **Questa :**

The simulation process for Questa involves different steps such as:

- a. Creating the physical library & mapping it with logical library
- b. Compilation
- c. Optimization
- d. Simulation

Following are the Questa commands used for Batch mode simulation:

- a. vlib – To create a physical working library
- b. vmap – To map logical library with physical library
- c. vlog – To compile Verilog & SystemVerilog files
- d. vopt – To optimize the design
- e. vsim – To load the design into the simulator
- f. run – To run the simulation
- g. qverilog – library creation, mapping, compile, and running simulation together

**VCS :**

The simulation process for VCS involves different steps such as:

- a. Compilation / Elaboration
- b. Simulation

Following are the VCS commands used for Batch mode simulation:

- a. vcs – To compile Verilog & SystemVerilog files and generate an executable file ( simv) which simulates the design
7. We use the makefile to run all the above commands
8. The targets in makefile can be used for Compilation, simulation, deleting certain log files, etc.
9. Use “make help” to understand various targets that can be used in each lab exercise.
10. For any technical support to do the lab exercises, please reach out to us on [techsupport\\_vm@maven-silicon.com](mailto:techsupport_vm@maven-silicon.com)

## Lab - 1 : Stimulus Modelling

**Objective :** *Creating Sequence item and exploring UVM built-in methods copy, compare, print, clone, etc*

**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab01

**Working Directory :** wr\_agt\_top

**Source Code :** write\_xtn.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer the comments in the source code and edit the source code.

- ✓ Extend write\_xtn from uvm\_sequence\_item
- ✓ Add UVM Factory Registration Macro
- ✓ Add the following rand fields
  - **data**(`RAM\_WIDTH-1:0), **address**(`ADDR\_SIZE-1:0) and **write** (type bit)
- ✓ Add the rand control knobs declared in tb\_defs.sv
  - **xtn\_type** (enumerated type addr\_t) - for controlling the type of transaction
  - **xtn\_delay** (integer type) - for inserting delay between transactions
- ✓ Add the following constraints:
  - Data between 20 through 90
  - Address between 0 through 200
  - Distribute weights for xtn\_type : BAD\_XTN=2 and GOOD\_XTN=30
- ✓ Add following standard UVM Methods
  - Add code for new() constructor
  - Add code for do\_copy() to copy address, data, write, xtn\_type and xtn\_delay as per the instructions given in lab exercise
  - Add code for do\_compare() to compare address, data, write, xtn\_type and xtn\_delay as per the instructions given in lab exercise
  - understand the do\_print method implemented in the lab exercise
- ✓ In post\_andomize method assign address to 6000 if xtn\_type is BAD\_XTN

**Working Directory :** wr\_agt\_top

**Source Code :** write\_xtn\_macros.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend write\_xtn from uvm\_sequence\_item
- ✓ Add the following rand fields
  - **data**(`RAM\_WIDTH-1:0), **address**(`ADDR\_SIZE-1:0) and **write** (type bit)
- ✓ Add the rand control knobs declared in tb\_defs.sv
  - **xtn\_type** (enumerated type addr\_t) - for controlling the type of transaction
  - **xtn\_delay** (integer type) - for inserting delay between transactions
- ✓ Add factory registration and use macros for all the fields
- ✓ Add the following constraints:
  - Data between 20 through 90
  - Address between 0 through 200
  - Distribute weights for xtn\_type : BAD\_XTN=2 and GOOD\_XTN=30
- ✓ Add code for new() constructor
- ✓ In post\_andomize method assign address to 6000 if xtn\_type is BAD\_XTN

**Working Directory** : packages

**Source Code** : ram\_pkg.sv

- ✓ Import uvm\_pkg
- ✓ Include the following files
  - uvm\_macros.svh, tb\_defs.sv, write\_xtn.sv

**Working Directory** : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram\_pkg
- ✓ Declare two handles of write\_xtn class **wr\_copy\_xtnh** and **wr\_clone\_xtnh**
- ✓ Declare a dynamic array of handles for write\_xtn as **wr\_xtnh**
- ✓ Declare a variable **no\_trans** as int data type and initialize it with value 10.
- ✓ Within initial block
  - Allocate the size of the above-declared array equal to 10
  - Within for loop, Generate ten random transactions
    - Create 10 write\_xtn class objects with different strings using \$sformatf
    - randomize & print the 10 transaction class objects
  - Copy the 5th transaction item into the 3rd transaction item using the copy method
  - Copy the 3rd transaction item into another item(wr\_copy\_xtnh) using the copy method
    - Note : Do create an instance for wr\_copy\_xtnh
  - Print the object wr\_copy\_xtnh in a tree format
  - Call Compare method on the 5th and 3rd transaction items
  - Using clone() method copy the 8th item to another item(wr\_clone\_xtnh)
    - Note : Do not create an instance for wr\_clone\_xtnh
  - Print the object wr\_clone\_xtnh in a line format

**Simulation Process :**

- ✓ Go to the directory: **cd UVM\_LABS/Lab01/sim**
- ✓ Call the target run\_test to run the simulation: **make run\_test**
- ✓ Observe the output and also cross check with the solution source code.
- ✓ Optionally add write\_xtn\_macros.sv in ram\_pkg by removing write\_xtn.sv and run the simulation by calling the target run\_test: **make run\_test**

**Learning outcomes:**

How to define the transaction class

How to use UVM built-in methods like do\_copy, do\_print and do\_compare

## Lab - 2 : Factory Overriding

**Objective :** *Understand factory registration and construction of objects using factory override methods*

**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab02

**Working Directory :** wr\_agt\_top

**Source Code :** short\_xtn.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend short\_xtn from write\_xtn
- ✓ Add UVM Factory Registration Macro
- ✓ Override Constraint for address such that it generates address which is always equal to 10
- ✓ Add code for constructor new()

**Working Directory :** packages

**Source Code :** ram\_pkg.sv

- ✓ Import uvm\_pkg
- ✓ Include the following files
  - uvm\_macros.svh, tb\_defs.sv, write\_xtn.sv, short\_xtn.sv

**Working Directory :** tb

**Source Code :** top.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import the ram\_pkg
- ✓ Declare handle for write\_xtn as **wr\_xtnh**
- ✓ Add build method
  - Create an instance of wr\_xtnh using factory create()
  - Randomize and print the transactions
- ✓ Within initial begin
  - Call build function 5 times (Without Overriding)
  - Call factory overriding method
    - Hint : Use factory.set\_type\_override\_by\_type Override before calling build function
  - Call build function 5 times

**Simulation Process :**

- ✓ Go to the directory: **cd UVM\_LABS/Lab02/sim**
- ✓ Call the target run\_test to run the simulation: **make run\_test**
- ✓ Observe the output and also cross-check with the solution source code.

**Learning outcomes :**

How to do factory overriding



## Lab - 3 : Phases

**Objective :** *Explore different UVM phases*

**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab03

**Working Directory :** wr\_agt\_top

**Source Code :** ram\_wr\_driver.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_driver from uvm\_driver
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
  - Call super.\*\_phase() in every phase method ,\* indicates build,connect,etc
  - Use `uvm\_info in each of these phases and display the message
    - Hint : `uvm\_info("RAM\_DRIVER", "This is Build Phase ", UVM\_LOW)
  - In run phase raise and drop objections
  - Within raising and dropping the objections add a delay of 10 in the run phase before printing

**Working Directory :** wr\_agt\_top

**Source Code :** ram\_wr\_agent.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_agent from uvm\_agent
- ✓ Declare the handle of ram\_wr\_driver
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
  - Call super.\*\_phase() in every phase method ,\* indicates build,connect,etc
  - Use `uvm\_info in each of these phases and display the message
    - Hint : `uvm\_info("RAM\_AGENT", "This is Build Phase ", UVM\_LOW)
  - In the build phase create the instance of the driver
  - In run phase raise and drop objections
  - Within raising and dropping the objections add a delay of 100 in the run phase before printing

**Working Directory :** tb

**Source Code :** ram\_env.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_env from uvm\_env
- ✓ Declare the handle of ram\_wr\_agent
- ✓ Add factory registration macro
- ✓ Add code for constructor new

- ✓ Add all the UVM phases:
  - Call super.\*\_phase() in every phase method ,\* indicates build,connect,etc
  - Use `uvm\_info in each of these phases and display the message
    - Hint : `uvm\_info("RAM\_ENV", "This is Build Phase ", UVM\_LOW)
  - In the build phase create the instance of ram\_wr\_agent
  - In run phase raise and drop objections
  - Within raising and dropping the objections add a delay of 100 in the run phase before printing

**Working Directory** : test

**Source Code** : ram\_wr\_test.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_test from uvm\_test
- ✓ Declare the handle of ram\_env
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add all the UVM phases:
  - Call super.\*\_phase() in every phase method ,\* indicates build,connect,etc
  - Use `uvm\_info in each of these phases and display the message
    - Hint : `uvm\_info("RAM\_TEST", "This is Build Phase", UVM\_LOW)
  - In the build phase create the instance of ram\_env
  - In run phase raise and drop objections
  - Within raising and dropping the objections add a delay of 100 in the run phase before printing

**Working Directory** : packages

**Source Code** : ram\_pkg.sv

- ✓ Import uvm\_pkg
- ✓ Include the following files
  - uvm\_macros.svh, tb\_defs.sv, ram\_wr\_driver, ram\_wr\_agent, ram\_env, ram\_wr\_test

**Working Directory** : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram\_pkg.sv
- ✓ Import the UVM package
- ✓ Include the uvm\_macros.svh
- ✓ Within initial block call run\_test("ram\_wr\_test")

**Simulation Process :**


- ✓ Go to the directory: **cd UVM\_LABS/Lab03/sim**
- ✓ Call the target run\_test to run the simulation: **make run\_test**
- ✓ Observe the output and understand the order of execution of phases
- ✓ Cross-check with solution source code

**Learning outcomes :**

Execution order of UVM phases

## Lab - 4 : Creating Agent

**Objective :** Build the Class based environment with all the components such as driver, monitor, agent, etc.



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab04

**Working Directory :** wr\_agent\_top

**Source Code :** ram\_wr\_agent\_config.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_agent\_config from uvm\_object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter *is\_active* of type uvm\_active\_passive\_enum and assign it to UVM\_ACTIVE
- ✓ Add the constructor new method

**Working Directory :** wr\_agent\_top

**Source Code :** ram\_wr\_sequencer.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_sequencer from uvm\_sequencer parameterized by write\_xtn
- ✓ Add UVM Factory Registration Macro
- ✓ Add the constructor new method

**Working Directory :** wr\_agent\_top

**Source Code :** ram\_wr\_monitor.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_monitor from uvm\_monitor
- ✓ Add UVM factory Registration
- ✓ Add the constructor new method
- ✓ Add the run() phase method and print info message "This is write monitor run\_phase"

**Working Directory** : wr\_agent\_top

**Source Code** : ram\_wr\_driver.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_driver from uvm driver parameterized by write\_xtn
- ✓ Add factory Registration
- ✓ Add constructor new() function
- ✓ Add run() phase method
  - In forever loop
    - Get the sequence item using seq\_item\_port
    - Call send\_to\_dut task
    - send the item\_done to the sequencer using seq\_item\_port
- ✓ Add task send\_to\_dut(write\_xtn handle as an input argument)
  - Print the transaction

**Working Directory** : wr\_agent\_top

**Source Code** : ram\_wr\_agent.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_agent from uvm\_agent
- ✓ Add UVM factory Registration
- ✓ Declare handle for configuration class ram\_wr\_agent\_config
- ✓ Declare handles of ram\_wr\_monitor, ram\_wr\_sequencer and ram\_wr\_driver with handle names as *monh*, *seqrh*, *drvh* respectively
- ✓ Add constructor new method
- ✓ Add build() phase method
  - Get the config object using uvm\_config\_db
  - Create ram\_wr\_monitor instance
  - If config parameter is\_active=UVM\_ACTIVE
  - Create instance of driver and sequencer
- ✓ Add connect() phase method
  - If config parameter is\_active=UVM\_ACTIVE, connect driver(TLM seq\_item\_port) and sequencer(TLM seq\_item\_export)

**Working Directory** : wr\_agent\_top

**Source Code** : ram\_wr\_seqs.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wbase\_seq from uvm\_sequence parameterized by write\_xtn
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Extend ram\_rand\_wr\_xtns from ram\_wbase\_seq;
- ✓ Add Factory registration
- ✓ Add constructor new method

- ✓ Add task body method
  - Generate 10 transactions of type write\_xtn
    - create req instance
    - start\_item(req)
    - assert for randomization
    - finish\_item(req)

**Working Directory** : tb

**Source Code** : ram\_env.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_env from uvm\_env
- ✓ Declare the handle of ram\_wr\_agent with handle name as *wr\_agnt*
- ✓ Add factory registration macro
- ✓ Add code for constructor new
- ✓ Add build phase
  - create the instance of ram\_wr\_agent

**Working Directory** : test

**Source Code** : ram\_test.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_base\_test from uvm\_test
- ✓ Add factory Registration
- ✓ Declare the ram\_env and ram\_wr\_agent\_config handles as *ram\_envh* and *m\_ram\_cfg* respectively
- ✓ Define Constructor new() function
- ✓ Add build() phase method
  - Create the instance of config\_object
  - Set is\_active in config object to UVM\_ACTIVE
  - Set the config object into UVM config DB
  - Create the instance for env
- ✓ Extend ram\_random\_test from ram\_base\_test;
- ✓ Declare the handle for ram\_rand\_wr\_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
  - In build phase call build phase of ram\_base\_test
- ✓ Add end\_of\_elaboration() phase method
  - print topology
- ✓ Add run() phase method
  - Raise objection
  - Create instance for sequence
  - Start the sequence on write agent sequencer
  - Drop objection

**Working Directory** : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram\_test\_pkg.sv
- ✓ Import the UVM package
- ✓ Include the uvm\_macros.svh
- ✓ Within initial block call run\_test("ram\_random\_test")

**Simulation Process :**


- ✓ Go to the directory: **cd UVM\_LABS/Lab04/sim**
- ✓ Call the target run\_test to run the simulation: **make run\_test**
- ✓ Observe the output and also cross-check with the solution source code.

**Learning outcomes :**

How to create a UVM agent

## Lab - 5 : UVM Sequences

**Objective :** *Build sequences to generate stimulus for different scenarios*



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab05

**Working Directory :** `wr_agt_top`

**Source Code :** `ram_wr_seqs.sv`

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend `ram_wbase_seq` from `uvm_sequence` parametrized with `write_xtn`
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Extend `ram_rand_wr_xtns` from `ram_wbase_seq`
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
  - Generate 10 transactions of type `write_xtn`
  - Create req instance
  - `start_item(req)`
  - assert for randomization
  - `finish_item(req)`

- ✓ Extend `ram_single_addr_wr_xtns` from `ram_wbase_seq`
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
  - Generate 10 sequence items with address always equal to 55

- Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block
- ✓ Extend ram\_ten\_wr\_xtns from ram\_wbase\_seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
  - Write the random data on memory address locations consecutively from 0 to 9
  - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside for loop begin end block
- ✓ Extend ram\_odd\_wr\_xtns from ram\_wbase\_seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
  - write the 10 random data in odd memory address locations
  - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block
- ✓ Extend ram\_even\_wr\_xtns from ram\_wbase\_seq
- ✓ Add factory registration
- ✓ Add constructor new method
- ✓ Add task body
  - write the 10 random data in even memory address locations
  - Hint use create req, start item, assert for randomization with inline constraint (with) finish item inside repeat's begin end block

**Working Directory** : test

**Source Code** : ram\_test.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_single\_addr\_test from ram\_base\_test
- ✓ Declare the handle for ram\_single\_addr\_wr\_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
  - In build phase call build phase of ram\_base\_test
- ✓ Add run() phase method
  - Raise objection
  - Create instance for sequence
  - Start the sequence on write agent sequencer
  - Drop objection
- ✓ Extend ram\_ten\_addr\_test from ram\_base\_test
- ✓ Declare the handle for ram\_ten\_wr\_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
  - In build phase call build phase of ram\_base\_test
- ✓ Add run() phase method
  - Raise objection
  - Create instance for sequence
  - Start the sequence on write agent sequencer
  - Drop objection
- ✓ Extend ram\_odd\_addr\_test from ram\_base\_test
- ✓ Declare the handle for ram\_odd\_wr\_xtns sequence



- ✓ Add constructor new method
- ✓ Add build() phase method
  - In build phase call build phase of ram\_base\_test
- ✓ Add run() phase method
  - Raise objection
  - Create instance for sequence
  - Start the sequence on write agent sequencer
  - Drop objection
- ✓ Extend ram\_even\_addr\_test from ram\_base\_test
- ✓ Declare the handle for ram\_even\_wr\_xtns sequence
- ✓ Add constructor new method
- ✓ Add build() phase method
  - In build phase call build phase of ram\_base\_test
- ✓ Add run() phase method
  - Raise objection
  - Create instance for sequence
  - Start the sequence on write agent sequencer
  - Drop objection

**Working Directory** : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram\_test\_pkg.sv
- ✓ Import the UVM package
- ✓ Include the uvm\_macros.svh
- ✓ Within initial block call run\_test( )

**Simulation Process :**



- ✓ Go to the directory: **cd UVM\_LABS/Lab05/sim**
- ✓ Call the target run\_test to run ram\_single\_addr\_test: **make run\_test**
- ✓ Call the target run\_test1 to run ram\_ten\_addr\_test: **make run\_test1**
- ✓ Call the target run\_test2 to run ram\_odd\_addr\_test: **make run\_test2**
- ✓ Call the target run\_test3 to run ram\_even\_addr\_test: **make run\_test3**
- ✓ Observe the output and also cross check with the solution source code.

**Learning outcomes :**

Generating different scenarios[Testcases] by defining various random sequences[Stimulus] using a UVM sequence item[Transaction].

## Lab - 6 : Virtual Interface

**Objective :** *Connecting virtual interface with a static interface using config\_db*



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab06

**Working Directory :** wr\_agent\_top

**Source Code :** ram\_wr\_agent\_config.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_agent\_config from uvm\_object
- ✓ Add UVM Factory Registration Macro

- ✓ Declare parameter *is\_active* of type `uvm_active_passive_enum` and assign it to `UVM_ACTIVE`
- ✓ Declare virtual interface handle for `ram_if` as *vif*
- ✓ Add the constructor `new` method

**Working Directory** : `wr_agent_top`

**Source Code** : `ram_wr_driver.sv`

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend `ram_wr_driver` from `uvm_driver` parameterized by `write_xtn`
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with `WDR_MP` as modport
- ✓ Declare the `ram_wr_agent_config` handle as *m\_cfg*
- ✓ Add constructor `new()` function
- ✓ Add build phase
  - Call `super.build_phase(phase)`
  - Get the config object using `uvm_config_db`
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add `run()` phase method
  - In forever loop
    - Get the sequence item using `seq_item_port`
    - Call `send_to_dut` task provided
    - send the `item_done` to the sequencer using `seq_item_port`
- ✓ Understand the `send_to_dut`(`write_xtn` handle as an input argument)provided

**Working Directory** : `wr_agent_top`

**Source Code** : `ram_wr_monitor.sv`

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend `ram_wr_monitor` from `uvm_monitor`
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with `WMON_MP` as modport
- ✓ Declare the `ram_wr_agent_config` handle as *m\_cfg*
- ✓ Add constructor `new()` function
- ✓ Add build phase
  - Call `super.build_phase(phase)`
  - Get the config object using `uvm_config_db`
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the monitor's virtual interface instance
- ✓ Add `run()` phase method
  - In forever loop
    - Call `collect_data` task provided
- ✓ Understand the `collect_data` task provided

**Working Directory** : tb

**Source Code** : ram\_env.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_env from uvm\_env
- ✓ Declare the handle of ram\_wr\_agent with handle name as *wr\_agnt*
- ✓ Add factory registration macro
- ✓ Add code for constructor new
  
- ✓ Add build phase
  - create the instance of ram\_wr\_agent

**Working Directory** : test

**Source Code** : ram\_vtest\_lib.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_base\_test from uvm\_test
- ✓ Add factory Registration
- ✓ Declare the ram\_env and ram\_wr\_agent\_config handles as *ram\_envh* and *m\_ram\_cfg* respectively
- ✓ Define Constructor new() function
- ✓ Add the method config\_ram
  - Set is\_active to UVM\_ACTIVE
  - Get the virtual interface from the config database "vif"
- ✓ Add build() phase method
  - Create the instance of ram\_wr\_agent\_config
  - Call the config\_ram method
  - Set the config object into UVM config DB
  - Create the instance for ram\_env

**Working Directory** : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Import ram\_test\_pkg.sv
- ✓ Import the UVM package
- ✓ Instantiate ram\_if with clock as input
- ✓ Within initial
- ✓ Set the virtual interface into config database "vif" using the uvm\_config\_db
- ✓ Call run\_test

**Simulation Process :**


- ✓ Go to the directory **cd UVM\_LABS/Lab06/sim**
- ✓ Call the target run\_test to run the simulation: **make run\_test**
- ✓ Observe the output and also cross-check with the solution source code.

**Learning outcomes :**

How to connect the virtual interface with static interface

## Lab - 7 : Agent Integration

**Objective :** *Integration of write agent and read agent*



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab07

**Working Directory :** wr\_agt\_top

**Source Code :** ram\_wr\_agent\_config.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_agent\_config from uvm\_object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter **is\_active** of type uvm\_active\_passive\_enum and assign it to UVM\_ACTIVE
- ✓ Declare virtual interface handle for ram\_if as **vif**
- ✓ Declare the **mon\_rcvd\_xtn\_cnt** as static int and initialize it to zero
- ✓ Declare the **drv\_data\_sent\_cnt** as static int and initialize it to zero
- ✓ Add the constructor new method

**Working Directory :** wr\_agt\_top

**Source Code :** ram\_wr\_driver.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_driver from uvm\_driver parameterized by write\_xtn
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WDR\_MP as modport
- ✓ Declare the ram\_wr\_agent\_config handle as **m\_cfg**
- ✓ Add constructor new () function
- ✓ Add build phase

- Call super.build\_phase(phase)
- Get the config object using uvm\_config\_db
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
  - In forever loop
    - Get the sequence item using seq\_item\_port
    - Call send\_to\_dut task provided
    - send the item\_done to the sequencer using seq\_item\_port
- ✓ Understand the send\_to\_dut(write\_xtn handle as an input argument)provided
- ✓ In send\_to\_dut task after driving logic increment the count drv\_data\_sent\_cnt in the configuration object
- ✓ Add report phase and display the drv\_data\_sent\_cnt

**Working Directory** : wr\_agt\_top

**Source Code** : ram\_wr\_monitor.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_wr\_monitor from uvm\_monitor
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with WMON\_MP as modport
- ✓ Declare the ram\_wr\_agent\_config handle as *m\_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
  - Call super.build\_phase(phase)
  - Get the config object using uvm\_config\_db
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
  - In forever loop
    - Call collect\_data task provided
- ✓ Understand the collect\_data task provided
- ✓ Increment mon\_rcvd\_xtn\_cnt which is in configuration class
- ✓ Add report phase and display the mon\_rcvd\_xtn\_cnt

**Working Directory** : rd\_agt\_top

**Source Code** : ram\_rd\_agent\_config.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_rd\_agent\_config from uvm\_object
- ✓ Add UVM Factory Registration Macro
- ✓ Declare parameter *is\_active* of type uvm\_active\_passive\_enum and assign it to UVM\_ACTIVE
- ✓ Declare virtual interface handle for ram\_if as *vif*
- ✓ Declare the *mon\_rcvd\_xtn\_cnt* as static int and initialize it to zero
- ✓ Declare the *drv\_data\_sent\_cnt* as static int and initialize it to zero
- ✓ Add the constructor new method

**Working Directory** : rd\_agt\_top

**Source Code** : ram\_rd\_driver.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_rd\_driver from uvm\_driver parameterized by read\_xtn
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with RDR\_MP as modport
- ✓ Declare the ram\_rd\_agent\_config handle as *m\_cfg*
- ✓ Add constructor new () function
- ✓ Add build phase
  - Call super.build\_phase(phase)
  - Get the config object using uvm\_config\_db
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the driver's virtual interface instance
- ✓ Add run() phase method
  - In forever loop
    - Get the sequence item using seq\_item\_port
    - Call send\_to\_dut task provided
    - send the item\_done to the sequencer using seq\_item\_port
- ✓ Understand the send\_to\_dut(read\_xtn handle as an input argument) provided
- ✓ In send\_to\_dut task after driving logic increment the count drv\_data\_sent\_cnt in the configuration object
- ✓ Add report phase and display the drv\_data\_sent\_cnt

**Working Directory** : rd\_agt\_top

**Source Code** : ram\_rd\_monitor.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_rd\_monitor from uvm\_monitor
- ✓ Add factory Registration
- ✓ Declare virtual interface handle with RMON\_MP as modport
- ✓ Declare the ram\_rd\_agent\_config handle as *m\_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
  - Call super.build\_phase(phase)
  - Get the config object using uvm\_config\_db
- ✓ Add connect phase
  - In connect phase assign the configuration object's virtual interface to the monitor's virtual interface instance
- ✓ Add run() phase method
  - In forever loop
    - Call collect\_data task provided
- ✓ Understand the collect\_data task provided
- ✓ Increment mon\_rcvd\_xtn\_cnt which is in configuration class
- ✓ Add report phase and display the mon\_rcvd\_xtn\_cnt

**Working Directory : tb**

**Source Code : ram\_virtual\_sequencer.sv**

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_virtual\_sequencer from uvm\_sequencer parametrized with uvm\_sequence\_item
- ✓ Add factory Registration
- ✓ Declare handles for ram\_wr\_sequencer and ram\_rd\_sequencer as **wr\_seqrh** & **rd\_seqrh**
- ✓ Add constructor new() function

**Working Directory : tb**

**Source Code : ram\_virtual\_seqs.sv**

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_vbase\_seq from uvm\_sequence parametrized with uvm\_sequence\_item
- ✓ Add factory Registration
- ✓ Declare handles for ram\_wr\_sequencer, ram\_rd\_sequencer and ram\_virtual\_sequencer as **wr\_seqrh, rd\_seqrh, vsqrh**
- ✓ Add constructor new() function
- ✓ Add task body
  - Assign virtual sequencer handle(m\_sequencer) to vsqrh
    - Hint : Use \$cast(vsqrh, m\_sequencer)
  - Assign the sub-sequencer handles with the sub-sequencer handles of the virtual sequencer
- ✓ Extend ram\_single\_vseq from ram\_vbase\_seq
- ✓ Add factory Registration
- ✓ Add constructor new() function
- ✓ Add task body
  - Call super.body();
  - Create the instance of ram\_single\_addr\_wr\_xtns & ram\_single\_addr\_rd\_xtns
  - Start write and read sequences on respective sequencers
- ✓ Repeat the above steps for the remaining 3 sequences i.e ten, odd & even vsequences

**Working Directory : tb**

**Source Code : ram\_tb.sv**

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code

- ✓ Extend ram\_tb from uvm\_env
- ✓ Add Factory Registration
- ✓ Declare handles for ram\_wr\_agt\_top, ram\_rd\_agt\_top and ram\_virtual\_sequencer as **wagt\_top,ragt\_top and v\_sequencer** respectively
- ✓ Declare handle for ram\_env\_config object as **m\_cfg**
- ✓ Add constructor new() function
- ✓ Add build phase
  - Get configuration object ram\_env\_config from database using uvm\_config\_db()
  - If ram\_env\_config parameter has\_wagent=1
    - set m\_cfg.m\_wr\_cfg into config database "ram\_wr\_agent\_config" using uvm\_config\_db
    - Create instance for ram\_wr\_agt\_top



- If ram\_env\_config parameter has\_ragent=1
  - Set m\_cfg.m\_rd\_cfg into config database "ram\_rd\_agent\_config" using uvm\_config\_d
  - Create instance for ram\_rd\_agt\_top
- If ram\_env\_config parameter has\_virtual\_sequencer=1
  - Create the instance of v\_sequencer handle
- ✓ Add connect phase
  - If ram\_env\_config parameter has\_virtual\_sequencer=1
    - Connect virtual sequencers to UVC sequencers
    - Hint : v\_sequencer.wr\_seqr = wagt\_top.agnth.seqrh
    - v\_sequencer.rd\_seqr = ragt\_top.agnth.seqrh

**Working Directory :** test

**Source Code :** ram\_vtest\_lib.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_base\_test from uvm\_test
- ✓ Add factory Registration
- ✓ Declare the handles ram\_tb, ram\_env\_config, ram\_wr\_agent\_config and rd\_agent\_config as *ram\_envh, m\_tb\_cfg, m\_wr\_cfg & m\_rd\_cfg*
- ✓ Declare *has\_ragent=1 & has\_wagent=1* as int data type
- ✓ Define Constructor new() function
- ✓ Add the method config\_ram
  - In ram\_wr\_agent\_config object set is\_active to UVM\_ACTIVE
  - Get the virtual interface from the config database "vif"
  - Assign m\_wr\_cfg to m\_tb\_cfg.m\_wr\_cfg
  - In ram\_rd\_agent\_config object set is\_active to UVM\_ACTIVE
  - Get the virtual interface from the config database "vif"
  - Assign m\_rd\_cfg to m\_tb\_cfg.m\_rd\_cfg
  - Assign local has\_wagent & has\_ragent variables to the variables in ram\_env\_config
  - set the m\_tb\_cfg object into UVM config DB "ram\_env\_config"
- ✓ Add build() phase method
  - Create the instance for ram\_env\_config
  - Create the instance for ram\_wr\_agent\_config
  - Create the instance for ram\_rd\_agent\_config
  - Call the config\_ram method
  - Create the instance for ram\_tb
- ✓ Extend ram\_single\_addr\_test from ram\_base\_test
- ✓ Add Factory Registration
- ✓ Declare the handle for ram\_single\_vseq virtual sequence
- ✓ Add constructor new() function
- ✓ Add build phase
  - Call build phase of ram\_base\_test
- ✓ Add run\_phase
  - Raise objection
  - Create an instance for sequence
  - Start the sequence on virtual sequencer
  - Drop objection
- ✓ Repeat the above steps for the remaining 3 test cases i.e ten, odd & even test cases

**Working Directory :** tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Within initial
- ✓ Set the virtual interface into config database "vif" using the uvm\_config\_db
- ✓ Call run\_test

**Simulation Process :**


- ✓ Go to the directory **cd UVM\_LABS/Lab07/sim**
- ✓ Call the target run\_test to run ram\_single\_addr\_test: **make run\_test**
- ✓ Call the target run\_test1 to run ram\_ten\_addr\_test: **make run\_test1**
- ✓ Call the target run\_test2 to run ram\_odd\_addr\_test: **make run\_test2**
- ✓ Call the target run\_test3 to run ram\_even\_addr\_test: **make run\_test3**
- ✓ Observe the output and also cross-check with the solution source code.

**Learning outcomes :**

How to integrate write agent, read agent and virtual sequencer

## Lab - 8 : Scoreboard

**Objective :** *Scoreboard Implementation and Integration*



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab08

**Working Directory :** tb

**Source Code :** ram\_scoreboard.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Extend ram\_scoreboard from uvm\_scoreboard
- ✓ Declare handles for uvm\_tlm\_analysis\_fifos parameterized by read & write transactions as *fifo\_rdh* & *fifo\_wrh* respectively
  - Hint: uvm\_tlm\_analysis\_fifo #(read\_xtn) fifo\_rdh
  - uvm\_tlm\_analysis\_fifo #(write\_xtn) fifo\_wrh
- ✓ Add the following integers for Scoreboard Statistics
  - *wr\_xtns\_in* : calculates number of write transactions
  - *rd\_xtns\_in* : calculates number of read transactions
  - *xtns\_compared* : number of xtns compared
  - *xtns\_dropped* : calculates number of xtns failed
  - Add factory registration
  - Declare an Associative array as a reference model type logic [63:0] and index type int
  - Declare handles of type write\_xtn & read\_xtn as *wr\_data* & *rd\_data* to store the tlm\_analysis\_fifo data
  - Add Constructor function
  - Create instances of uvm\_tlm\_analysis fifos inside the constructor using new("fifo\_h", this)

- Explore mem\_write method to write write\_xtn into ref model
- Explore mem\_read method to read read\_xtn from ref model
- ✓ Add run phase
  - In forever loop
    - Get and print the write data using the tlm fifo
    - Call the method mem\_write
  - In forever loop
    - Get and print the read data using the tlm fifo
    - Call the method check\_data
- ✓ Explore method check\_data

**Working Directory** : tb

**Source Code** : ram\_tb.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code

- ✓ Extend ram\_tb from uvm\_env
- ✓ Add Factory Registration
- ✓ Declare handles for ram\_wr\_agt\_top, ram\_rd\_agt\_top and ram\_virtual\_sequencer as *wagt\_top,ragt\_top and v\_sequencer* respectively
- ✓ Declare handle for ram scoreboard as *sb*
- ✓ Declare handle for ram\_env configuration class as *m\_cfg*
- ✓ Add constructor new() function
- ✓ Add build phase
  - Get configuration object ram\_env\_config from database using uvm\_config\_db()
  - If ram\_env\_config parameter has\_wagent=1
    - set m\_cfg.m\_wr\_cfg into config database "ram\_wr\_agent\_config" using uvm\_config\_db
    - Create instance for ram\_wr\_agt\_top
  - If ram\_env\_config parameter has\_ragent=1
    - Set m\_cfg.m\_rd\_cfg into config database "ram\_rd\_agent\_config" using uvm\_config\_d
    - Create instance for ram\_rd\_agt\_top
  - If ram\_env\_config parameter has\_virtual\_sequencer=1
    - Create the instance of v\_sequencer handle
  - If ram\_env\_config parameter has\_scoreboard=1
    - Create the instance of scoreboard handle
- ✓ Add connect phase
  - If ram\_env\_config parameter has\_virtual\_sequencer=1
    - Connect virtual sequencers to UVC sequencers
    - Hint : v\_sequencer.wr\_seqr = wagt\_top.wr\_agnth.seqrh
    - v\_sequencer.rd\_seqr = ragt\_top.rd\_agnth.seqrh
  - If ram\_env\_config parameter has\_scoreboard=1
    - Connect the monitor analysis port to scoreboard's uvm\_tlm fifo's analysis export
    - Hint:
    - wagt\_top.agnth.monh.monitor\_port.connect(sb.fifo\_wrh.analysis\_export)
    - ragt\_top.agnth.monh.monitor\_port.connect(sb.fifo\_rdh.analysis\_export)

**Working Directory** : rd\_agt\_top

**Source Code** : ram\_rd\_monitor.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare analysis TLM port to connect the monitor to the scoreboard
- ✓ Create an object for handle monitor\_port using new in the class constructor
- ✓ In the collect\_data task provided call write method of analysis port after collecting the data

**Working Directory** : wr\_agt\_top

**Source Code** : ram\_wr\_monitor.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare analysis TLM port to connect the monitor to the scoreboard
- ✓ Create an object for handle monitor\_port using new in the class constructor
- ✓ In the collect\_data task provided call write method of analysis port after collecting the data

**Simulation Process :**


- ✓ Go to the directory **cd UVM\_LABS/Lab08/sim**
- ✓ Call the target run\_test to run ram\_single\_addr\_test: **make run\_test**
- ✓ Call the target run\_test1 to run ram\_ten\_addr\_test: **make run\_test1**
- ✓ Call the target run\_test2 to run ram\_odd\_addr\_test: **make run\_test2**
- ✓ Call the target run\_test3 to run ram\_even\_addr\_test: **make run\_test3**
- ✓ Observe the output and also cross-check with the solution source code.

**Learning outcomes:**

How to Implement the scoreboard & connect with the agent's monitor analysis port

## Lab - 9 : SOC Implementation

**Objective :** *Integration of Multiple Read Agents and Write Agents*



**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab09

**Working Directory :** tb

**Source Code :** ram\_virtual\_sequencer.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In ram\_virtual\_sequencer declare dynamic array of handles for ram\_wr\_sequencer and ram\_rd\_sequencer as **wr\_seqrh[]** & **rd\_seqrh[]**
- ✓ Declare handle for ram\_env\_config
- ✓ In build phase
  - Create dynamic array handles wr\_seqrh & rd\_seqrh equal to the config parameter no\_of\_duts

**Working Directory :** tb

**Source Code :** ram\_virtual\_seqs.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In ram\_vbase\_seq declare dynamic array of handles for ram\_wr\_sequencer and ram\_rd\_sequencer as **wr\_seqrh[]** & **rd\_seqrh[]**
- ✓ Declare handle for ram\_env\_config
- ✓ In task body get the config object ram\_env\_config from database using uvm\_config\_db
- ✓ Initialize the dynamic arrays for write & read sequencers to m\_cfg.no\_of\_duts
- ✓ Assign ram\_wr\_sequencer & ram\_rd\_sequencer handles to virtual sequencer's ram\_wr\_sequencer & ram\_rd\_sequencer handles
  - Hint : use foreach loop
- ✓ In the extended class ram\_single\_vseq

- In task body()
  - Create the instances for ram\_single\_addr\_wr\_xtns & ram\_single\_addr\_rd\_xtns
  - Within for loop start the write and read sequences on all the corresponding write and read sequencers
- ✓ Repeat the above steps for the remaining 3 sequences i.e ten, odd & even vsequences

**Working Directory :** tb

**Source Code :** ram\_env\_config.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Declare dynamic array of handles for the sub\_components ram\_wr\_agent\_config & ram\_rd\_agent\_config as *m\_wr\_agent\_cfg* & *m\_rd\_agent\_cfg*
- ✓ Declare variable no\_of\_duts as int which can be set to the required dut value

**Working Directory :** tb

**Source Code :** ram\_tb.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer the comments in the source code and edit the source code

- ✓ In ram\_tb class
- ✓ Declare dynamic array of handles for ram\_wr\_agt\_top, ram\_rd\_agt\_top as *wagt\_top*, *ragt\_top* and respectively
- ✓ Declare dynamic array of handles for ram scoreboard as *sb*
- ✓ In build phase
  - If ram\_env\_config parameter has\_wagent=1
    - Initialize the dynamic array wagt\_top[] to m\_cfg.no\_of\_duts
    - Inside a foreach loop of wagt\_top[i]
    - set ram\_wr\_agent\_config into the database using the ram\_env\_config's ram\_wr\_agent\_config object
    - Create the instances of wagt\_top[i] handles
  - If ram\_env\_config parameter has\_ragent=1
    - Initialize the dynamic array ragt\_top[] to m\_cfg.no\_of\_duts
    - Inside a foreach loop of ragt\_top[i]
    - set ram\_rd\_agent\_config into the database using the ram\_env\_config's ram\_rd\_agent\_config object
    - Create the instances of ragt\_top[i] handles
  - If ram\_env\_config parameter has\_scoreboard=1
    - Initialize the dynamic array sb[] to m\_cfg.no\_of\_duts
    - Inside a foreach loop of ragt\_top[i]
    - Create the instances of sb[i] handles
- ✓ Add connect phase
  - Connect virtual sequencer's sub sequencers to the environment's write & read sequencers
    - Inside a foreach loops for \*agt\_top[i]
    - Hint : v\_sequencer.wr\_seqrh[i] = wagt\_top[i].agnth
    - v\_sequencer.rd\_seqrh[i] = ragt\_top[i].agnth
  - Connect the corresponding analysis port of all the monitors to the analysis export of all the tlm analysis fifo's in the scoreboard
    - Inside a foreach loops for \*agt\_top[i]
    - Hint: wagt\_top[i].agnth.monh.monitor\_port.connect(sb[i].fifo\_wrh.analysis\_export)

- `ragt_top[i].agnth.monh.monitor_port.connect(sb[i].fifo_rdh.analysis_export)`

### Working Directory : test

**Source Code** : ram\_vtest\_lib.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In `ram_base_test`
  - Declare dynamic array of handles for `ram_wr_agent_config` & `ram_rd_agent_config` as `m_wr_cfg[]` & `m_rd_cfg[]`
- ✓ In function `config_ram`
  - Initialize the dynamic array of handles for `ram_rd_agent_config` equal to `no_of_duts` (As shown for `ram_wr_agent_config`)
  - Create instances for `ram_rd_agent_config`
  - For all the configuration objects, set the following parameters
    - `is_active` to `UVM_ACTIVE`
    - Get the virtual interface from the config database
  - Assign the `ram_rd_agent_config` handle to the environment config's (`ram_env_config`) `ram_rd_agent_config` handle
  - Assign `no_of_duts` to local `m_tb_cfg.no_of_duts`
  - Assign `has_ragent` to local `m_tb_cfg.has_ragent`
  - Assign `has_wagent` to local `m_tb_cfg.has_wagent`
- ✓ In `build()` phase method
  - Initialize the dynamic array of handles for `ram_rd_agent_config` equal to `no_of_duts` (as shown for `ram_wr_agent_config`)
  - Call function `config_ram` which configures all the parameters
  - Set the env config object into UVM config DB

### Working Directory : tb

**Source Code** : top.sv

**Instructions** : The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ Instantiate 4 `ram_if` interface instances `in0`, `in1`, `in2`, `in3` with clock as input
- ✓ Within initial begin
  - Set the virtual interface instances as strings `vif_0`, `vif_1`, `vif_2`, `vif_3` using the `uvm_config_db`
  - Call `run_test`

### Simulation Process :

- ✓ Go to the directory `cd UVM_LABS/Lab09/sim`
- ✓ Call the target `run_test` to run the simulation: `make run_test`
- ✓ Observe the output and also cross-check with the solution source code.

### Learning outcomes:

How to build a reusable configurable testbench environment with multiple agents



## Lab - 10 : Coverage and Regression

**Objective :** *Adding Functional Coverage and running the Regression Simulation*

**Main Working Directory:** \$HOME/VLSI\_RN/UVM\_LABS/Lab10

**Working Directory :** tb

**Source Code :** ram\_scoreboard.sv

**Instructions :** The following instructions have been included in the source code as comments. Refer to the comments in the source code and edit the source code.

- ✓ In ram\_scoreboard class
  - Declare handles for read & write coverage data as read\_cov\_data & write\_cov\_data of type read\_xtn & write\_xtn respectively
  - Write the covergroup **ram\_fcov1** for write transactions
  - Write the covergroup **ram\_fcov2** for read transactions
  - (Note : The covergroup is provided)
  - In constructor create the instances for covergroup ram\_fcov1 & ram\_fcov2
  - In the run phase
  - Sample the covergroups appropriately as per comments showed in lab exercise based on write or read

**Simulation Process :**

- ✓ Go to the directory **cd UVM\_LABS/Lab10/sim**
- ✓ Call the target run\_test to run ram\_single\_addr\_test: **make run\_test**
- ✓ Call the target run\_test1 to run ram\_ten\_addr\_test: **make run\_test1**
- ✓ Call the target run\_test2 to run ram\_odd\_addr\_test: **make run\_test2**
- ✓ Call the target run\_test3 to run ram\_even\_addr\_test: **make run\_test3**
- ✓ Call make regress finally and check the coverage report
- ✓ Observe the output and also cross check with the solution source code.

**Learning outcomes:**

Verification Sign-off: Achieving the coverage closure by writing various test cases