

Video Decompression Using IDCT

Author: Latha Pillai

Summary

This application note describes a two-dimensional Inverse Discrete Cosine Transform (2D IDCT) function implemented on a Xilinx FPGA. The reference design file provides behavioral code for implementation on any Xilinx device. Some advantages of the module include the ability to parametrize the IDCT function and to guarantee performance. *The code can be further optimized by instantiating embedded adders and multipliers when targeting the Virtex™-II series of FPGAs*. After an initial latency of 84 clock cycles, one IDCT value is output at every clock. A "Video Compression Using DCT" application note (XAPP610) covers DCT compression.

Decompression

Compression is the process of reducing the size of the data sent, thereby, reducing the bandwidth required for the digital representation of a signal. Compression technology can result in reduced transmission time due to less data being transmitted. It also decreases the storage requirements because there is less data. The data compressed at the transmitter needs to be decompressed at the receiver. IDCT is used to decompress DCT compressed data in the decoder. DCT/IDCT are two of the most computation intensive funtions in compression. Therefore, a fast and optimized DCT/IDCT implementation is essential in improving the performance of the video coder and decoder. Figure 1 is a block diagram of a compression/decompression system.




Figure 1: Block Diagram of a Compression/Decompression System^[1]

IDCT Compression

Technical Aspects of the Compression Algorithm

The following material provides a brief description of IDCT. Further details can be found in "Image and Video Compression Standards" by Vasudev Bhaskaran and Konstantinos Konstantinides^[1]. The 16-bit signed input provides 12-bit signed out pixels for the IDCT. In the 16 bits, disregarding the sign bit, there are 15 bits of data including the fraction bit. Doing an IDCT divides these 15 bits of data by eight (represented by 3 bits) resulting in 15 – 3 or 12 bits. Since the IDCT is a perfect inverse of DCT, by starting with an integer, an integer must be received back. From the 12 bits, the one fraction bit is ignored and the sign bit is added back

© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.



giving a final 12-bit result. The algorithm used for the calculation of the 2D IDCT coefficients is based on the following equation:

$$XC_{pq} = \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} XN_{mn} \cdot \frac{c(p)c(q)}{4} \cdot \cos \frac{\pi(2m+1)p}{2M} \cdot \cos \frac{\pi(2n+1)q}{2N} \text{ (EQ 1)}$$

First, the 1D IDCT of the rows are calculated and then the 1D DCT/IDCT of the columns are calculated. The 1D DCT coefficients for the rows and columns can be calculated by separating equation 1 into the row part and the column part.

$$C = K \bullet cos \frac{(2 \cdot col \ number + 1) \bullet row \ number \bullet \pi}{2 \bullet M} \ (EQ\ 2), \ where$$

$$K = \frac{\sqrt{1}}{N} \quad for \quad row = 0$$

$$K = \frac{\sqrt{2}}{N} \quad for \quad row \neq 0$$

$$C^t = K \bullet cos \frac{(2 \cdot row \ number + 1) \bullet col \ number \bullet \pi}{2 \bullet N} \ (EQ\ 3), \ where$$

$$K = \frac{\sqrt{1}}{M} \quad for \quad col = 0$$

$$K = \frac{\sqrt{2}}{M} \quad for \quad col \neq 0$$

and M = total number of columns, N = total number of rows.

The constant values for C and C^t calculated from equations 2 and 3 are as follows:

$$C = \begin{bmatrix} 23170 & 23170 & 23170 & 23170 & 23170 & 23170 & 23170 \\ 32138 & 27246 & 18205 & 6393 & -6393 & -18205 & -27246 & -32138 \\ 30274 & 12540 & -12540 & -30274 & -30274 & -12540 & 12540 & 30274 \\ 27246 & -6393 & -32138 & -18205 & 18205 & 32138 & 6393 & -27246 \\ 23170 & -23170 & -23170 & 23170 & -23170 & -23170 & 23170 \\ 18205 & -32138 & 6393 & 27246 & -27246 & -6393 & 32138 & -18205 \\ 12540 & -30274 & 30274 & -12540 & -12540 & 30274 & -30274 & 12540 \\ 6393 & -18205 & 27246 & -32138 & 32138 & -27246 & 18205 & -6393 \end{bmatrix}$$

$$\begin{bmatrix} 23170 & 32138 & 30274 & 27246 & 23170 & 18205 & 12540 & 6393 \\ 23170 & 27246 & 12540 & -6393 & -23170 & -32138 & -30274 & -18205 \\ 23170 & 18205 & -12540 & -32138 & -23170 & 6393 & 30274 & 27246 \\ 23170 & 6393 & -30274 & -18205 & 23170 & -27246 & -12540 & 32138 \\ 23170 & -6393 & -30274 & 18205 & 23170 & -6393 & 30274 & -27246 \\ 23170 & -27246 & 12540 & 6393 & -23170 & -6393 & 30274 & -27246 \\ 23170 & -27246 & 12540 & 6393 & -23170 & 32138 & -30274 & 18205 \\ 23170 & -32138 & 30274 & -27246 & 23170 & -18205 & 12540 & -6393 \end{bmatrix}$$

A one-dimensional 8-point IDCT followed by an internal double buffer memory, followed by another one-dimensional 8-point IDCT provides the 2D IDCT architecture.




Figure 2: 2D-IDCT Using Vector Processing

Vector processing using parallel multipliers is a method used for implementation of IDCT. The advantages in the vector processing method are regular structure, simple control and interconnect, and good balance between performance and complexity of implementation.

Behavioral Model

Using vector processing, the output Y of an 8 x 8 IDCT for input X is given by $Y = C^{t_0}X \cdot C$, where C is the cosine coefficients and C^t are the transpose coefficients. This equation can also be written as $Y = C^{t_0}Z$, where $Z = X \cdot C$. Using the cosine C and inverse cosine C^t numbers in equation 2 and 3, the intermediate value $Z = X \cdot C$ is calculated as follows:

```
C = 

23170 23170 23170 23170 23170 23170 23170 23170 23170 32138 27246 18205 6393 -6393 -18205 -27246 -32138 30274 12540 -12540 -30274 -30274 -12540 12540 30274 27246 -6393 -32138 -18205 18205 32138 6393 -27246 23170 -23170 23170 23170 23170 -23170 23170 18205 -32138 6393 27246 -27246 -6393 32138 -18205 12540 -30274 30274 -12540 -12540 30274 -30274 12540 6393 -18205 27246 -32138 32138 -27246 18205 -6393
```

```
Z_{(0,0)} = 23170x_{00} + 32138x_{01} + 30274x_{02} + 27246x_{03} + 23170x_{04} + 18205x_{05} + 12540x_{06} + 6393x_{07}
Z_{(0,1)} = 23170x_{00} + 27246x_{01} + 12540x_{02} - 6393x_{03} - 23170x_{04} - 32138_{05} - 30274x_{06} - 18205x_{07}
Z_{(0,2)} = 23170x_{00} + 18205x_{01} - 12540x_{02} - 32138x_{03} - 23170x_{04} + 6393x_{05} + 30274x_{06} + 27246x_{07}
Z_{(0,3)} = 23170x_{00} + 6393x_{01} - 30274x_{02} - 18205x_{03} + 23170x_{04} + 27246x_{05} - 12540x_{06} - 32138_{07} + 23170x_{08} + 23170x_{09} + 2317
Z_{(0,4)} = 23170x_{00} - 6393x_{01} - 30274x_{02} + 18205x_{03} + 23170x_{04} - 27246x_{05} - 12540x_{06} + 32138x_{07} + 23170x_{08} + 231
Z_{(0.5)} = 23170x_{00} - 18205x_{01} - 12540x_{02} + 32138x_{03} - 23170x_{04} - 6393x_{05} + 30274x_{06} - 27246x_{07} + 30274x_{06} - 27246x_{07} + 30274x_{08} + 302
Z_{(0.6)} = 23170x_{00} - 27246x_{01} + 12540x_{02} + 6393x_{03} - 23170x_{04} + 32138x_{05} - 30274x_{06} + 18205x_{07} + 12540x_{07} + 125
Z_{(0,7)} = 23170x_{00} - 32138x_{01} + 30274x_{02} - 27246x_{03} + 23170x_{04} - 18205x_{05} + 12540x_{06} - 6393x_{07} + 12540x_{06} + 12540x_
Z_{(k,0)} = (23170x_{k0} + 30274x_{k2} + 23170x_{k4} + 12540x_{k6}) + (32138x_{k1} + 27246x_{k3} + 18205x_{k5} + 6393x_{k7})
Z_{(k,1)} = (23170x_{k0} + 12540x_{k2} - 23170x_{k4} - 30274x_{k6}) + (27246x_{k1} - 6393x_{k3} - 32138x_{k5} - 18205x_{k7})
Z_{(k,2)} = (23170x_{k0} - 12540x_{k2} - 23170x_{k4} + 30274x_{k6}) + (18205x_{k1} - 32138x_{k3} + 6393x_{k5} + 27246x_{k7})
                                               = P21 + P22
Z_{(k,3)} = (23170x_{k0} - 30274x_{k2} + 23170x_{k4} - 12540x_{k6}) + (6393x_{k1} - 18205x_{k3} + 27246x_{k5} - 32138x_{k7})
                                               = P31 + P32
Z_{(k,4)} = P31 - P32
Z_{(k,5)} = P21 - P22
Z_{(k.6)} = P11 - P12
Z_{(k,7)} = P01 - P02
where k = 0, 2, ..., 7.
```



Each element in the first row of the input matrix X is multiplied by each element in the first column of matrix C and added together to get the first value Z_{00} of the intermediate matrix Z. To get Z_{01} , each element of row zero in X is multiplied by each element in the first column of C and added and so on. As shown, input X_{00} gets multiplied by all the coefficients in the first row of C, and input X_{01} gets multiplied by all the coefficients in the second row of C, and so on.

$X_{00} \rightarrow$	23170	23170	23170	23170	23170	23170	23170	23170
$X_{01} \rightarrow$	32138	27246	18205	6393	-6393	-18205	-27246	-32138
$X_{02} \rightarrow$	30274	12540	-12540	-30274	-30274	-12540	12540	30274
$X_{03} \rightarrow$	27246	-6393	-32138	-18205	18205	32138	6393	-27246
$X_{04} \rightarrow$	23170	-23170	-23170	23170	23170	-23170	-23170	23170
$X_{05} \rightarrow$	18205	-32138	6393	27246	-27246	-6393	32138	-18205
$X_{06} \rightarrow$	12540	-30274	30274	-12540	-12540	30274	-30274	12540
$X_{07} \rightarrow$	6393	-18205	27246	-32138	32138	-27246	18205	-6393

The matrix above is implemented by using eight multipliers and storing the coefficients in ROMs. At the first clock, the eight inputs x_{00} to x_{07} are multiplied by the eight values in column one, resulting in eight products (P_{00_0} to P_{00_7}). At the eighth clock, the eight inputs are multiplied by the eight values in column eight resulting in eight products (P_{07_0} to P_{07_7}). From the equations for Z, the intermediate values for the first row of Z are computed:

$$\begin{split} Z_{00} &= P_{00_0} + P_{00_1} + P_{00_2} + P_{00_3} + P_{00_4} + P_{00_5} + P_{00_6} + P_{00_7} \\ Z_{01} &= P_{01_0} + P_{01_1} + P_{01_2} + P_{01_3} + P_{01_4} + P_{01_5} + P_{01_6} + P_{01_7} \\ Z_{ij} &= P_{ij_0} + P_{ij_1} + P_{ij_2} + P_{ij_3} + P_{ij_4} + P_{ij_5} + P_{ij_6} + P_{ij_7} \end{split}$$

Where the matrix X row number i=0 to 7, and the matrix C column number j=0 to 7. The intermediate values for the second row of Z, Z_{1K} , are computed by using P_{1K} values. The 8 x 8 Z matrix can be calculated using these equations. The block diagram for the implementation of the 1D-IDCT is shown in Figure 3.






Figure 3: 1D-IDCT Implementation (K is 0 - 7)

The values for $Z_{0(0-7)}$ can be calculated in eight clock cycles. If the adder output is also registered, Z_{07} is calculated at the ninth clock cycle. All 64 values of Z are calculated in 64 clock cycles and then the process is repeated. The values of Z correspond to the 1D-IDCT of the input X. Once the Z values are calculated, the 2D-IDCT function Y can be calculated from Y = CZ.

```
C^{t} = \begin{bmatrix} 23170 & 32138 & 30274 & 27246 & 23170 & 18205 & 12540 & 6393 \\ 23170 & 27246 & 12540 & -6393 & -23170 & -32138 & -30274 & -18205 \\ 23170 & 18205 & -12540 & -32138 & -23170 & 6393 & 30274 & 27246 \\ 23170 & 6393 & -30274 & -18205 & 23170 & 27246 & -12540 & 32138 \\ 23170 & -6393 & -30274 & 18205 & 23170 & -27246 & -12540 & 32138 \\ 23170 & -18205 & -12540 & 32138 & -23170 & -6393 & 30274 & -27246 \\ 23170 & -27246 & 12540 & 6393 & -23170 & 32138 & -30274 & 18205 \\ 23170 & -32138 & 30274 & -27246 & 23170 & -18205 & 12540 & -6393 \end{bmatrix}
```

```
Z00 z01 z02 z03 z04 z05 z06 z07

z10 z11 z12 z13 z14 z15 z16 z17

z20 z21 z22 z23 z24 z25 z26 z27

z30 z31 z32 z33 z34 z35 z36 z37

z40 z41 z42 z43 z44 z45 z46 z47

z50 z51 z52 z53 z54 z55 z56 z57

z60 z61 z62 z63 z64 z65 z66 z67

z70 z71 z72 z73 z74 z75 z76 z77
```



```
\begin{array}{l} Y = CZ \\ Y_{0X} = 23170(Z_{0X} + Z_{7X}) + 23170(Z_{1X} + Z_{6X}) + 23170(Z_{2X} + Z_{5X}) + 23170(Z_{3X} + Z_{4X}) \\ Y_{1X} = 32138(Z_{0X} - Z_{7X}) + 27246(Z_{1X} - Z_{6X}) + 18205(Z_{2X} - Z_{5X}) + 6393(Z_{3X} - Z_{4X}) \\ Y_{2X} = 30274(Z_{0X} + Z_{7X}) + 12540(Z_{1X} + Z_{6X}) - 12540(Z_{2X} + Z_{5X}) - 30274(Z_{3X} + Z_{4X}) \\ Y_{3X} = 27246(Z_{0X} - Z_{7X}) - 6393(Z_{1X} - Z_{6X}) - 32138(Z_{2X} - Z_{5X}) - 18205(Z_{3X} - Z_{4X}) \\ Y_{4X} = 23170(Z_{0X} + Z_{7X}) - 23170(Z_{1X} + Z_{6X}) - 23170(Z_{2X} + Z_{5X}) + 23170(Z_{3X} + Z_{4X}) \\ Y_{5X} = 18205(Z_{0X} - Z_{7X}) - 32138(Z_{1X} - Z_{6X}) + 6393(Z_{2X} - Z_{5X}) + 27246(Z_{3X} - Z_{4X}) \\ Y_{6X} = 12540(Z_{0X} + Z_{7X}) - 30274(Z_{1X} + Z_{6X}) + 30274(Z_{2X} + Z_{5X}) - 12540(Z_{3X} + Z_{4X}) \\ Y_{7X} = 6393(Z_{0X} - Z_{7X}) - 18205(Z_{1X} - Z_{6X}) + 27246(Z_{2X} - Z_{5X}) - 32138(Z_{3X} - Z_{4X}) \end{array}
```


Each element in the first row in the coefficient matrix C is multiplied by each element in the first column of matrix Z and added together to get the first value Y_{00} of the output matrix Y. To get Y_{01} , each element of row zero in C is multiplied by each element in the first column of Z and is added as before. Multiplying row K of K by column zero of K results in the coefficient K all the elements in the first row of matrix K are multiplied by all the elements in the first column of matrix K.

```
23170→
          z00 z01 z02 z03 z04 z05 z06 z07
23170→
           z10 z11 z12 z13 z14 z15 z16 z17
23170→
          z20 z21 z22 z23 24 z25 z26 z27
23170 \rightarrow
          z30 z31 z32 z33 z34 z35 z36 z37
23170→
           z40 z41 z42 z43 z44 z45 z46 z47
23170→
          z50 z51 z52 z53 z54 z55 z56 z57
23170 \rightarrow
          z60 z61 z62 z63 z64 z65 z66 z67
23170→
          z70 z71 z72 z73 z74 z75 z76 z77
```

The calculation is implemented by using eight multipliers and storing the coefficients in ROMs. At the first clock, the eight coefficients in row zero of C are multiplied by the eight values in the first column of Z and are added together to result in Y_{00} . At the eighth clock, the eight values of row zero of C are multiplied by the eight values in column eight of Z. The resultant is added to give Y_{07} .

6





The block diagram for the implementation of the 2D-IDCT is shown in Figure 4

Figure 4: 2D-IDCT Implementation (K is 0-7)

Implementation Description

Figure 3 and Figure 4 show the block diagrams for a reference design implementation. The 1D-DCT values are first calculated and stored in a RAM. The second 1D-DCT is done on the values stored in the RAM. For each 1D implementation, input data are loaded into the first input of a multiplier. The constant coefficient multiplication values are stored in a ROM and fed into the second input of the multiplier. At each clock, eight input values are multiplied with eight constant coefficients. The output of the eight multipliers are added together giving the 1D coefficient values stored in the RAM. The values stored in the intermediate RAM are read out one column at a time (i.e., every eighth value is read out every clock). This is the input for the second DCT. The RDY_IN signal is used as a hand shake signal between the DCT and the IDCT functions. When High, the RDY_IN signal indicates valid DCT outputs from the DCT function to the IDCT function.

x611_04_062402



Reference Design

Resource Utilization

This application note and reference design includes a basic explanation of IDCT. The Verilog and VHDL code shows the implementation of a 2D IDCT. The code implements a 2D IDCT with 9-bit input data and 8-bit output data. The number of input/output data bits can be changed as needed. The code is available on the Xilinx web site at:

ftp://ftp.xilinx.com/pub/applications/xapp/xapp 611.pdf.

The code has been tested and simulated against the vectors given in "Image and Video Compression Standards," second edition, by Vasudev Bhaskaran and Konstantinos Konstantinides, ISBN 0-7923-9952-8 [1], on page 60. This code has not been tested for IEEE compliance.

Table 1: Resource Utilization

Device	Speed Grade	Package	Pre-Map (Synthesis Constraint)	Post-Route	Slices
XCV300E	-8	BG352	83.96 MHz (120 MHz)	57.89 MHz	1343 (43%)
XC2V250	-6	FG456	176.99 MHz (180 MHz)	120.95 MHz	944 (61%)
XCV300	-6	PQ240	104.29 MHz (100 MHz)	46.97 MHz	1341 (43%)
XC2S200	-6	FG256	93.56 MHz (80 MHz)	53.49 MHz	1372 (58%)

References and Recommended Links

- 1. "Image and Video Compression Standards," second edition, by Vasudev Bhaskaran and Konstantinos Konstantinides. ISBN 0-7923-9952-8
- 2. A variety of cores developed by Xilinx or by partners are available on the Xilinx web site:
 - a. http://www.support.xilinx.com/ipcenter/catalog/logicore/docs/dct 1d.pdf
 - b. http://www.xilinx.com/products/logicore/alliance/xentec-spotlight.htm
 - c. http://www.support.xilinx.com/ipcenter/dct_lounge/index.htm
- Application note XAPP208: IDCT Implementation in Virtex Devices for MPEG Applications, v 1.1 (12/99) at: http://www.xilinx.com/xapps/xapp208.pdf
- 4. White paper WP113: A Spartan-II DCT/IDCT Programmable ASSP Solution at: http://www.xilinx.com/publications/whitepapers/wp spartan.htm

Conclusion

The IDCT design files demonstrate an efficient implementation of the IDCT algorithm using Virtex devices. The IDCT reference design files can be used to target any Xilinx device. Optimize the code by instantiating the adder/subtractor and multiplier units when targeting Virtex devices.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision	
03/20/02	1.0	Initial Xilinx release.	
06/25/02	1.1	Revised Figure 3 and Figure 4.	