Specification of the rPeANUt Computer and Assembler (v2.1)

Eric McCreath - 2013 Research School of Computer Science - ANU

Introduction

The rPeANUt Computer is a simple microprocessor which was created for teaching computer systems at the ANU. There is a Java implementation of a simulator along with an assembler. This document aims to precisely describe the microprocessor along with the assembler so students can develop code and in so doing gain an idea of what is involved in developing code for a real microprocessor.

rPeANUt Computer - Overview

The rPeANUt is a 32 bit microprocessor with: 16 bit addresses, 32 bit register, and memory that is addressable in words of 32 bits. So the total maximum amount of addressable memory is 2^{16} =65536 words or 262144 bytes (256k). Only the addresses 0x0000 to 0x7FFF are connected to actual memory. Address between 0x8000 and 0xFFFF are used for memory mapped IO (although only 3 of these addresses are actually used). When the microprocessor is reset the instruction pointer (IP) is set to 0x0100, so normally a program will be load at this point for execution. Addresses 0x0000 to 0x00FF are reserved for the interrupt vector and other OS code. Also the last 960 words of actual memory is used for the frame buffer.


The microprocessor contains the following 32 bit registers:

- 8 generally purpose registers these may be used for storing either data or addresses. These are denoted R0, R1, ... R7.
- An instruction register (IR) which holds the current instruction that is being executed.
- A status register (SR) contains status information about the CPU. Bit 0 is used for integer overflow (OF), bit 1 is used for interrupt mask (IM), bit 2 is used for enabling the interrupt timer (TI).
- Three constant registers called ONE, ZERO, and MONE. They contain the constants 1, 0, and -1 respectively.

The microprocessor contains the following 16 bit registers:

- A stack pointer (SP) this points to the top of the stack and is used for method calls, method returns, and interrupts (SP is set to 0x7000 when the microprocessor is reset).
- A program counter (PC) which contains the address of the next instruction to execute.

Note that the IR registers is not directly



rPeANUt 1.3

accessible via the instruction set. Although clearly the execution of instructions will effect this register.

The microprocessor also contains a control unit which sequences the movement of data around the CPU. The microprocessor goes through the follow execution cycle:

```
do {
    IR = mem[PC];
    PC = PC + 1;
    execute_instruction in IR;
    check for interrupts;
} while(!halt);
```

rPeANUt Instruction Set

Instruction are all 1 word long (32 bits). Registers have the labels R0,R1,...R7, SP, SR, PC, ONE, ZERO, MONE and take a nibble (4 bits) in the machine code. The encoding of this nibble is: R0 is 0x0, R1 is 0x1, ..., R7 is 0x7, SP is 0x8, SR is 0x9, PC is 0xA, ONE is 0xB, ZERO is 0xC, and MONE is 0xD. Addresses and values take 16 bits of the 32 bit machine code instruction. Values are sign extended from 16 bits to 32 bits. The description in the table below assumes the word of the instruction has been loaded into the IR and the PC has been moved to point to the next instruction word.

Name	Assembly Instruction	Machine code	Description	
addition	add <rs1> <rs2> <rd></rd></rs2></rs1>	0x1 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 + RS2	
subtraction	sub <rs1> <rs2> <rd></rd></rs2></rs1>	0x2 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 - RS2	
multiply	mult <rs1> <rs2> <rd></rd></rs2></rs1>	0x3 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 * RS2	
divide	div <rs1> <rs2> <rd></rd></rs2></rs1>	0x4 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 / RS2	
modulo	mod <rs1> <rs2> <rd></rd></rs2></rs1>	0x5 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 % RS2	
bit and	and <rs1> <rs2> <rd></rd></rs2></rs1>	0x6 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 & RS2	
bit or	or <rs1> <rs2> <rd></rd></rs2></rs1>	0x7 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 RS2	
bit xor	xor <rs1> <rs2> <rd></rd></rs2></rs1>	0x8 <rs1><rs2><rd>0000</rd></rs2></rs1>	RD <- RS1 ^ RS2	
negate	neg <rs> <rd></rd></rs>	0xA0 <rs><rd>0000</rd></rs>	RD < RS	
bit not	not <rs> <rd></rd></rs>	0xA1 <rs><rd>0000</rd></rs>	RD <- ~ RS	
copy register	move <rs> <rd></rd></rs>	0xA2 <rs><rd>0000</rd></rs>	RD <- RS	
call immediate	call <address></address>	0xA300 <address></address>	SP <- SP +1 mem[SP] <- PC PC <- address	
return from call	return	0xA3010000	PC <- mem[SP] SP <- SP-1	
trap	trap	0xA3020000	SP <- SP +1 mem[SP] <- PC PC <- 0x0002 SR <- SR (1<<1)	
jump	jump <address></address>	0xA400 <address></address>	PC <- address	
jump if zero	jumpz <r> <address></address></r>	0xA41 <r><address></address></r>	if (R == 0x00000000) { PC <- address }	

Name	Assembly Instruction	Machine code	Description	
jump if negative	jumpn <r> <address></address></r>	0xA42 <r><address></address></r>	if ((R&0x8000000) != 0x00000000) { PC <- address }	
jump if not zero	jumpnz <r> <address></address></r>	0xA43 <r><address></address></r>	if (R != 0x00000000) { PC <- address }	
reset status bit	reset <bit></bit>	0xA50 <bit>0000</bit>	SR <- SR & ~(1< <bit)< td=""></bit)<>	
set status bit	set <bit></bit>	0xA51 <bit>0000</bit>	SR <- SR (1< <bit)< td=""></bit)<>	
push onto stack	push <rs></rs>	0xA60 <rs>0000</rs>	SP <- SP + 1 mem[SP] <- RS	
pop from stack	pop <rd></rd>	0xA61 <rd>0000</rd>	RD <- mem[SP] SP <- SP - 1	
bit left rotate (using immediate)	rotate # <amount> <rs> <rd></rd></rs></amount>	0xB0 <rs><rd>00<amount></amount></rd></rs>	nt> RD <- RS << amount RS >>> (32 - amount)	
bit left rotate (using register)	rotate <ra> <rs> <rd></rd></rs></ra>	0xE <ra><rs><rd>00000</rd></rs></ra>	RD <- RS << RA RS >>> (32 - RA)	
immediate load from memory	load # <label or="" value=""> <rd></rd></label>	0xC00 <rd><value></value></rd>	RD <- ext(value)	
absolute load from memory	load <address> <rd></rd></address>	> <rd> 0xC10<rd><address> RD <-</address></rd></rd>		
indirect load from memory	load <rsa> <rd></rd></rsa>	0xC2 <rsa><rd>0000</rd></rsa>	RD <- mem[RSA]	
base + displacement load from memory	load <rsa> #<value> <rd></rd></value></rsa>	0xC3 <rsa><rd><value></value></rd></rsa>	value> RD <- mem[RSA + ext(value)]	
absolute store to memory	store <rs> <address></address></rs>	<pre>caddress></pre>		
indirect store to memory	store <rs> <rda></rda></rs>	ore <rs> <rda></rda></rs>		
base + displacement store to memory	store <rs> #<value> <rda></rda></value></rs>		mem[RDA+ext(value)] <- RS	
halt	halt	0x00000000	fetch execution stops!	

rPeANUt Hardware and Interrupts

A simple terminal is provided via memory mapped IO. Interacting with this device is done via three addresses: dataIO at 0xFFF0, status at 0xFFF1, and control at 0xFFF2. The least most significant bit of the status register (bit 0) is 1 when data is available and 0 otherwise. Bit 1 of the status register is 0 when it is ready to receive data and 1 if not ready. To write to this device simply write to the memory address of the dataIO location, and to read from this device just read from the dataIO address. Note the status register should be check prior to reading or writing to this device (although good practice to check the status bit before writing, in this simulator it will always be ready for writing, so you may just write directly to the dataIO location). The control address is used to set interrupts on for this device (bit 0 of the control address is 0 if interrupts are disabled and

1 if enabled). If the interrupt bit is set then when the a key is hit an interrupt is generated. Note interrupts are disabled by default.

There is a timer interrupt which is enabled via bit 3 (TI) of the status register (1 enabled, 0 disabled). The timer interrupt will go off when enabled and <clock cycles from start> % 1000 = 0.

The simulated computer has a black and white screen which is 192 pixels wide and 160 pixels high (or 0xC0 wide and 0xA0 high). The contents of this screen is determined by a frame buffer which starts at address 0x7C40 and ends at 0x7FFF. Assuming (0,0) is the top left corner of the screen then pixel (x,y) will be bit x%32 of the word at address 0x7C40 + 6*y + x/32. If this bit is 1 then the pixel is white and if the bit is 0 then the pixel is black.

When an interrupt occurs the current PC is pushed onto the stack and the PC is set to the address associated with that interrupt. Any registers used by the interrupt service routine must be saved and restored. The interrupt event also sets the interrupt mask high which should be cleared before the interrupt service routine finishes. The standard 'return' instruction is used to return from interrupts. The interrupts and their addresses are given below:

interrupt	address	description
memory fault	0x0000	This happens when memory is accessed that is not addressable.
IO device	0x0001	This happens when interrupts are enabled on the terminal device and a key is hit.
trap	0x0002	This interrupt happens when the trap instruction is executed.
timer	0x0003	When the timer is enabled and every 1000 clock cycles.

rPeANUt Assembler

The rPeANUt assembler provides a simple way of converting assembly code into the rPeANUt machine code. It works using two phases. The first is a line by line translation into machine code. As this translation takes place both a symbol table is created and a list of addresses that need resolving. The second phase involves resolving all these missing addresses. Note the assembler writes directly into the hardware's simulated main memory (this is just for simplicity).

Each instruction must be placed on a single line. Lines with no instructions or labels are simple ignored. Any characters after the first ";" on a line are considered comments and ignored.

As the code is assemble instructions and data are placed into the next available address. The process starts at address 0x0000 and can only move forward. If you wish to skip forward to a new address location then you can simply place the address before a ":". You can not go backwards!

Address labels may consist of alpha numeric characters but must not start with a numeric character. They also must not be keywords (keywords are instructions, register names, and assembler directives). A single address can have multiple names, however, separate lines must be used to achieve this.

Instructions may be placed on a line by them self or after a ":". Instructions have the instruction name followed its parameters. These are all space separated. The names of instructions are given in the table in the instruction section of this document. Please note the order of the instruction parameters is important.

The registers are denoted: R0, R1, R2, ..., R7, SP, SR, PC, ONE, ZERO, MONE. Addresses can be given either using an integer (given in base 10 or as hex number, hex numbers are prefixed with 0x) or simply the label. Immediate addresses or values are prefixed with the # symbol. The addressing mode of the load and store operations is determined by the list of parameters.

The "block" keyword is used to reserve a block of memory. If the block keyword then a positive integer *k* is given then *k* words are reserved (these are initialised to 0). If block followed by an

immediate integer or character then one word is reserved and this word is initialised to the given value. If a string is given using #"<string>" (e.g. #"Hello World") then a block of words is reserved and initialised to that string. The characters are stored in the least most significant byte of each word, and a null terminator is appended.

Constant values can be in decimal, hexadecimal or a character (the character's code is used as the value). For hexadecimal the numbers should start with "0x". Characters should be place between two single-quotes, eg. #'c' would be equivalent to #99 or #0x63. Escapes also work: #'\n'

The "#include" keyword can be used to insert source from another file. The first and only argument is a string (without a #) specifying the file to include. Note that the file path is relative to the folder you ran rPeANUt in. eg. #include "drawinglib.s"

The "macro" keyword can be used to make predefined chunks of code. Its syntax looks like this:

```
macro ; Begin a macro
name &argname1 &argname2 ; First line specifies name and arguments
lab&argname2: ; Using macro argument as part of a name
inst &argname1 arg ; using macro argument is instruction argument
mend ; End the macro
name #'String' Test
```