





2 3 5 **GENERAL GENERAL** 1. DO NOT ALTER SUPPLIED COPPER OR DRILL DATA 2. NO COPPER BALANCING OR REMOVAL OF UNUSED PADS ALLOWED. 3. SILKSCREEN MAY BE CLIPPED / TRIMMED TO EXPOSE COPPER 4. PCB DESIGN AND ACCEPTANCE CRITERIA SHALL FOLLOW THE REQUIREMENTS OF IPC-2221, IPC-2222, AND IPC-6012 CLASS 2 5. ALL SPECIFICATIONS SHALL BE THE LATEST STANDARDS, UNLESS OTHERWISE NOTED 6. ALL MODIFICATIONS MUST BE COMMUNICATED AND APPROVED IN WRITING. **MATERIALS** 7. MATERIALS SHALL BE ACCORDING TO THE STACKUP DRAWING IN THIS DOCUMENT. 8. MATERIAL SHALL HAVE A FLAMABILITY RATING OF UL 94V-0 OR BETTER 9. SURFACE FINISH: HASL 10. SOLDER MASK COLOR: BLACK 11. SOLDERMASK MAX REGISTRATION ERROR: 0.05mm 12. SILKSCREEN COLOR: WHITE STACKUP / IMPEDANCE CONTROL 13. THICKNESS LISTED IN LAYER STACK LEGEND REPRESENT FINAL PRESSED VALUES FOR THE PREPREG 14. IMPEDANCE CONTROL, IF ANY, SHALL BE PER LISTED TABLE WITH A MAX TOLERANCE OF +/-10% **QA, ELECTRICAL TEST AND MARKINGS** 15. PCB SHALL BE 100% ELECTRICALLY TESTED FOR SHORTS AND CONTINUITY Project ResistorDecadeBox.PrjPcb Fullyrouted Version: | Variant [No Variations] **FABRICATION DRAWING**










31 32 33 34 35 36 COMPOSITE VIEW BACK





Project ResistorDecadeBox.PrjPcb


Version: | Variant [No Variations]

FABRICATION DRAWING

31 32 33 34 35

37 38 39 40 41 42

LAYER VIEW: TOP LAYER



Fullyrouted


Project ResistorDecadeBox.PrjPcb

Version: | Variant [No Variations]

FABRICATION DRAWING

37 38 39 40 41 42

LAYER VIEW : BOTTOM LAYER




Fullyrouted


Project ResistorDecadeBox.PrjPcb


Version: | Variant [No Variations]


FABRICATION DRAWING

43 44 45 46 47 48









GENERAL

5



Unless otherwise specified the following rules apply:

- 1. DO NOT DEVIATE FROM ARTWORK OR BOM WITHOUT PRIOR AUTHORIZATION.
- 2. ASSEMBLE AND INSPECT PER IPC-610 CLASS 2

Bill of Materials and Material Handling

3. THE BOM CONTAINED IN THIS DOCUMENT IS AS-BUILT. NON-INSTALLED PARTS HAVE BEEN REMOVED. ADDITIONAL BOM FORMATS ARE AVAILABLE IN THE PROJECT FILES

3

- 4. ANY PART SUBSTITUTIONS MUST BE APPROVED IN WRITING BEFORE ASSEMBLY
- 5. ALL MATERIALS MUST BE PROCURED FROM MANUFACTURER AUTHORIZED DISTRIBUTORS OR THE ORIGINAL MANUFACTURER
- 6. ALL COMPONENTS AND BOARDS TO BE HANDLED AND STORED ACCORDING TO IPC GUIDELINES

2

7. ESD CONTROL PER IPC RULES

Soldering

- 8. SOLDERING TO BE DONE USING SN37PB63 ALLOY USING ALLOY MANUFACTURER RECOMMENDED NO-CLEAN FLUX
- 9. BGA COMPONENTS WITH LEAD-FREE CONNECTIONS NEED TO BE REBALLED WITH SN63PB37. MIXING OF ALLOYS IS NOT PERMITTED.
- 10. SOLDERING PREFERRABLY TO BE DONE USING NITROGEN ATMOSPHERE
- 11. SURPLUS COMPONENTS TO VACUUM SEALED WITH DESSICANT IN ANTISTATIC BAGS
- 12. INCOMING MATERIAL (BOARDS AND COMPONENTS) NEEDS TO BE INSPECTED FOR HUMIDITY AND BAKED IF NEEDED PRIOR TO USE.
- 13. MANUAL REWORK / TOUCHUP TO BE DONE USING SAME ALLOY AND APPROPRIATE FLUX. FLUX MUST BE REMOVED.


Fullyrouted


Project ResistorDecadeBox.PrjPcb


Version: | Variant [No Variations]


ASSEMBLY DRAWING


1 2 3 4 5
















2 3 5 **GENERAL GENERAL** 1. DO NOT ALTER SUPPLIED COPPER OR DRILL DATA 2. NO COPPER BALANCING OR REMOVAL OF UNUSED PADS ALLOWED. 3. SILKSCREEN MAY BE CLIPPED / TRIMMED TO EXPOSE COPPER 4. PCB DESIGN AND ACCEPTANCE CRITERIA SHALL FOLLOW THE REQUIREMENTS OF IPC-2221, IPC-2222, AND IPC-6012 CLASS 2 5. ALL SPECIFICATIONS SHALL BE THE LATEST STANDARDS, UNLESS OTHERWISE NOTED 6. ALL MODIFICATIONS MUST BE COMMUNICATED AND APPROVED IN WRITING. **MATERIALS** 7. MATERIALS SHALL BE ACCORDING TO THE STACKUP DRAWING IN THIS DOCUMENT. 8. MATERIAL SHALL HAVE A FLAMABILITY RATING OF UL 94V-0 OR BETTER 9. SURFACE FINISH: HASL 10. SOLDER MASK COLOR: BLACK 11. SOLDERMASK MAX REGISTRATION ERROR: 0.05mm 12. SILKSCREEN COLOR: WHITE STACKUP / IMPEDANCE CONTROL 13. THICKNESS LISTED IN LAYER STACK LEGEND REPRESENT FINAL PRESSED VALUES FOR THE PREPREG 14. IMPEDANCE CONTROL, IF ANY, SHALL BE PER LISTED TABLE WITH A MAX TOLERANCE OF +/-10% **QA, ELECTRICAL TEST AND MARKINGS** 15. PCB SHALL BE 100% ELECTRICALLY TESTED FOR SHORTS AND CONTINUITY Project ResistorDecadeBox.PrjPcb Fullyrouted Version: | Variant [No Variations] **FABRICATION DRAWING**
































GENERAL

5



Unless otherwise specified the following rules apply:

- 1. DO NOT DEVIATE FROM ARTWORK OR BOM WITHOUT PRIOR AUTHORIZATION.
- 2. ASSEMBLE AND INSPECT PER IPC-610 CLASS 2

Bill of Materials and Material Handling

3. THE BOM CONTAINED IN THIS DOCUMENT IS AS-BUILT. NON-INSTALLED PARTS HAVE BEEN REMOVED. ADDITIONAL BOM FORMATS ARE AVAILABLE IN THE PROJECT FILES

3

- 4. ANY PART SUBSTITUTIONS MUST BE APPROVED IN WRITING BEFORE ASSEMBLY
- 5. ALL MATERIALS MUST BE PROCURED FROM MANUFACTURER AUTHORIZED DISTRIBUTORS OR THE ORIGINAL MANUFACTURER
- 6. ALL COMPONENTS AND BOARDS TO BE HANDLED AND STORED ACCORDING TO IPC GUIDELINES

2

7. ESD CONTROL PER IPC RULES

Soldering

- 8. SOLDERING TO BE DONE USING SN37PB63 ALLOY USING ALLOY MANUFACTURER RECOMMENDED NO-CLEAN FLUX
- 9. BGA COMPONENTS WITH LEAD-FREE CONNECTIONS NEED TO BE REBALLED WITH SN63PB37. MIXING OF ALLOYS IS NOT PERMITTED.
- 10. SOLDERING PREFERRABLY TO BE DONE USING NITROGEN ATMOSPHERE
- 11. SURPLUS COMPONENTS TO VACUUM SEALED WITH DESSICANT IN ANTISTATIC BAGS
- 12. INCOMING MATERIAL (BOARDS AND COMPONENTS) NEEDS TO BE INSPECTED FOR HUMIDITY AND BAKED IF NEEDED PRIOR TO USE.
- 13. MANUAL REWORK / TOUCHUP TO BE DONE USING SAME ALLOY AND APPROPRIATE FLUX. FLUX MUST BE REMOVED.

Fullyrouted

Project ResistorDecadeBox.PrjPcb

Version: | Variant [No Variations]

ASSEMBLY DRAWING

1 2 3 4 5

