
CS 61C:


Great Ideas in Computer Architecture Finite State Machines, Functional Units


Instructors:

John Wawrzynek & Vladimir Stojanovic http://inst.eecs.Berkeley.edu/~cs61c/fa15

Levels of Representation/ Interpretation







Type of Circuits


- Synchronous Digital Systems consist of two basic types of circuits:
 - Combinational Logic (CL) circuits
 - Output is a function of the inputs only, not the history of its execution
 - E.g., circuits to add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - aka "State Elements"
 - E.g., memories and registers (Registers)

Uses for State Elements

- Place to store values for later re-use:
 - Register files (like \$1-\$31 in MIPS)
 - Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
 - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage

Accumulator Example

Why do we need to control the flow of information?



Want:
$$S=0$$
;


for
$$(i=0; i< n; i++)$$

 $S = S + X_i$

Assume:

- Each X value is applied in succession, one per cycle
- After n cycles the sum is present on S

First Try: Does this work?




No!

Reason #1: How to control the next iteration of the 'for' loop?

Reason #2: How do we say: 'S=0'?

Register Internals




- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- D is "data input", Q is "data output"
- Also called "D-type Flip-Flop"

Flip-Flop Operation

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered"




 "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."





Flip-Flop Timing

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered"



- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):






Camera Analogy Timing Terms

- Want to take a portrait timing right before and after taking picture
- Set up time don't move since about to take picture (open camera shutter)
- Hold time need to hold still after shutter opens until camera shutter closes
- Time click to data time from open shutter until can see image on output (viewscreen)


Hardware Timing Terms

- Setup Time: when the input must be stable before the edge of the CLK
- Hold Time: when the input must be stable after the edge of the CLK
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the edge of the CLK


Accumulator Timing 1/2




- Reset input to register is used to force it to all zeros (takes priority over D input).
- S_{i-1} holds the result of the ith-1 iteration.
- Analyze circuit timing starting at the output of the register.




Accumulator Timing 2/2



- reset signal shown.
- Also, in practice X might not arrive to the adder at the same time as S_{i-1}
- S_i temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.




Model for Synchronous Systems



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)


Maximum Clock Frequency

What is the maximum frequency of this circuit?




Max Delay = CLK-to-Q Delay + CL Delay + Setup Time

Critical Paths



Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter. Pipelining to improve performance Timing...




- Insertion of register allows higher clock frequency.
- More outputs per second (higher bandwidth)
- But each individual result takes longer (greater latency)

Recap of Timing Terms

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable <u>before</u> the rising edge of the CLK
- Hold Time when the input must be stable <u>after</u> the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)

Clickers/Peer Instruction



Clock->Q 1ns
Setup 1ns
Hold 1ns
AND delay 1ns

What is maximum clock frequency? (assume all unconnected inputs come from some register)

• A: 5 GHz

• B: 200 MHz

• C: 500 MHz

• D: 1/7 GHz

• E: 1/6 GHz

Administrivia

- Project 2-1 due 10/04
- Midterm is next Tuesday 10/06, in class
 - Covers up to and including lecture 8 (CALL)
 - 1 handwritten, double sided, 8.5"x11" cheat sheet
 - We'll give you MIPS green sheet
- Review Session:
 - Saturday 10/03, 11am 1pm at 155 Dwinelle
- Emails sent-out to students requiring special accommodation for the exam – please respond

Study Advice

- 1. Review slides, book, worksheets, etc. and add to your cheatsheet as you do so
 - a. This step is not the end
- 2. Take a mock exam in the allotted time, using only your cheatsheet
- 3. Go over solutions, look at why the answers are what they are (especially for questions you answered incorrectly)
- 4. Update cheatsheet as necessary
- 5. if (!perfect) goto 2;


Finite State Machines (FSM) Intro

 A convenient way to conceptualize computation over time

 We start at a state and given an input, we follow some edge to another (or the same) state


 The function can be represented with a "state transition diagram".

• With combinational logic and registers, any FSM can be implemented in hardware.



FSM Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1's in the input.




Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...


Hardware Implementation of FSM

TUPUI

... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.




Combinational logic circuit is used to implement a function that maps from present state and input to next state and output.



FSM Combinational Logic

Specify CL using a truth table




Truth table...

PS	Input	NS	Output		
00	0	00	0		
00	1	01	0		
01	0	00	0		
01	1	10	0		
10	0	00	0		
10	1	00	1		

Building Standard Functional Units


- Data multiplexers
- Arithmetic and Logic Unit
- Adder/Subtractor

Data Multiplexer ("Mux") (here 2-to-1, n-bit-wide)



N instances of 1-bit-wide mux





$$c = \overline{s}a\overline{b} + \overline{s}ab + s\overline{a}b + sab$$


$$= \overline{s}(a\overline{b} + ab) + s(\overline{a}b + ab)$$

$$= \overline{s}(a(\overline{b} + b)) + s((\overline{a} + a)b)$$

$$= \overline{s}(a(1) + s((1)b))$$

$$= \overline{s}a + sb$$

How do we build a 1-bit-wide mux?




4-to-1 multiplexer?

How many rows in TT? abcd


$$e = \overline{s_1}\overline{s_0}a + \overline{s_1}s_0b + s_1\overline{s_0}c + s_1s_0d$$

Another way to build 4-1 mux?




Arithmetic and Logic Unit

- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD,
 SUB, bitwise AND, bitwise OR



when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B

Our simple ALU



Clicker Question

Convert the truth table to a boolean expression (no need to simplify):

A:
$$F = xy + x(^{\sim}y)$$

B:
$$F = xy + (^x)y + (^x)(^y)$$


C:
$$F = (^x)y + x(^y)$$

D:
$$F = xy + (^x)y$$

E:
$$F = (x+y)(^x+^y)$$

X	y	F(x,y)
0	0	0
0	1	1
1	0	0
1	1	1

In the News:
Microsoft, Google
beat Humans at
Image Recognition
(EE Times)



- On ImageNet benchmark image database, systems from Microsoft and Google performed better than humans at recognizing images
- Both companies used deep artificial neural networks to train on image database

How to design Adder/Subtractor?

 Truth-table, then determine canonical form, then minimize and implement as we've seen before Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Adder/Subtractor – One-bit adder LSB...

a_0	b_0	\mathbf{s}_0	c_1
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$s_0 = c_1 = c_1 = c_1$$


Adder/Subtractor – One-bit adder (1/2)... a_i b_i c_i $| s_i$ c_{i+1}

						$\phantom{aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa$	σ_{i}	$-\iota$	$\Box i$	-i+1
						0	0	0	0	0
] _		0	0	1	1	0
	\mathbf{a}_3	\mathbf{a}_2	\mathbf{a}_1	a_0			1		l	
+	b_3	b_2	b_1	b_0		0	1	1	0	1
		S 2	\mathbf{s}_1	Sn	-		0			
	0	2		j		1	0	1	0	1
						1	1	0	0	1
						1	1	1	1	1
									•	

$$s_i = c_{i+1} =$$

Adder/Subtractor – One-bit adder (2/2)






$$s_i = XOR(a_i, b_i, c_i)$$


 $c_{i+1} = MAJ(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$

N 1-bit adders ⇒ 1 N-bit adder



What about overflow? Overflow = c_n ?

Extremely Clever Subtractor



In Conclusion

- Finite State Machines have clocked state elements plus combinational logic to describe transition between states
 - Clocks synchronize D-FF change (Setup and Hold times important!)
- Standard combinational functional unit blocks built hierarchically from subcomponents