## Lab 8 Evaluation Sheet

Section:		
Student Name:		
Mg:		
Lab Exercises	TA Initials	Score
Block Diagram for Entire L1 Cache (I+D) (make sure to indicate clearly how each field in your cache block looks like, i.e. how many bits, and how your overall cache looks like, i.e. how many rows, columns, blocks and words, plus an example		
showing how CPU interface combinational logic works)		/04
Code for I-cache controller and CPU interface	_	/02
		702
Software Demonstrations		
I-cache alone (write test bench)		/03
I-cache integrated with CPU:		
-mult.asm		/01
-fib.asm		/01
-search.asm		/01
Synthesis Demonstrations		
I-cache integrated with CPU:		
-mult.asm		/01
-fib.asm		/01
-search.asm		/01
Hardware Demonstration		
I-cache integrated with CPU:		
-mult.asm		/01
-fib.asm		/01
-search.asm		/01

ECE 437	Lab 8	Spring 2013	
TA Grading script			/01
Question What program behavior will			
cause the I-cache to behave I	poorly?		
Write pseudo code that will			
behave as poorly as possible	on a I-cache.		
(HINT: loop)			/01