Lab 9 Evaluation Sheet

Section:		
Student Name:		
Mg:		
Lab Exercises	TA Initials	Score
Complete CPU design including updated schematic with caches		
(Pipeline + Caches + Memory)		/02
Code for D-cache controller and CPU interface		/02
Software Demonstrations		
caches (write test bench)		/03
caches integrated with CPU:		
-mult.asm		/03
-fib.asm		/03
-search.asm		
Synthesis Demonstrations		
caches integrated with CPU:		
-mult.asm		/03
-fib.asm		/03
-search.asm		/03
Hardware Demonstration		
-mult.asm		/05
-fib.asm		/05
-search.asm		/05
TA Grading script		/40