

## Lab 9 Evaluation Sheet

Section: \_\_\_\_\_  
 Student Name: \_\_\_\_\_  
 Mg: \_\_\_\_\_

Lab Exercises	TA Initials	Score
Complete CPU design including updated schematic with caches (Pipeline + Caches + Memory)	_____	_____/02
Code for D-cache controller and CPU interface	_____	_____/02
<b>Software Demonstrations</b>		
caches (write test bench)	_____	_____/03
caches integrated with CPU:		
-mult.asm	_____	_____/03
-fib.asm	_____	_____/03
-search.asm	_____	_____/03
<b>Synthesis Demonstrations</b>		
caches integrated with CPU:		
-mult.asm	_____	_____/03
-fib.asm	_____	_____/03
-search.asm	_____	_____/03
<b>Hardware Demonstration</b>		
-mult.asm	_____	_____/05
-fib.asm	_____	_____/05
-search.asm	_____	_____/05
TA Grading script	_____	_____/40