Lab 10 Evaluation Sheet

Section: Student Name: Mg:		
Lab Exercises	TA Initials	Score
Initial Dual-core memory hierarchy diagram (in moderate detail)		/02
Completed top level VHDL code and Memory Arbitrator (Arbitrator connecting 2 pipelines, 4 caches, and 1 memory)		/07
Parallel Sort Algorithm (use of LL/SC is required)		/10
TA Grading script		/01