Lab 11 Evaluation Sheet

Section:Student Name:			
Mg:			
Lab Exercises	TA Initials	Score	
Complete Dual-core memory hierarchy diagram (in explicit detail, coherence signals and their names are required) as well as state diagrams of coherence controller (MSI)			/02
Code for coherence controller (does not have to be fully functional, but fully VHDL implementation is required. testbench to this module is preferred for your own benefit. the following programs are fully parallel, only require an arbitrator/mux for memory access, which you have to get working for this week)			/07
Software Demonstrations			
-dual.rtype.asm			/05
-dual. load store. as m			/05
-dual.mult.asm			/05
-dual.llsc.asm			/05
TA Grading script			/01