

## Lab 5 Evaluation Sheet

Section: \_\_\_\_\_  
 Student Name: \_\_\_\_\_  
 Mg: \_\_\_\_\_

Lab Exercises	TA Initials	Score
Initial CPU block diagram (your lab will not be accepted if it does not contain a diagram), including pipeline registers and control signals	_____	_____/02
Modular design	_____	_____/01
VHDL code for top level, control unit stage registers and priority mux	_____	_____/03
<b>Pre-synthesis Tests</b>		
<i>-test.ldst1.asm</i>	_____	_____/01
<i>-test.ldst2.asm</i>	_____	_____/01
Text file with list of hazard cases and stalls that can be encountered in the pipeline. (includes structural, data, and branch hazards.)	_____	_____/01
Grading of submitted CPU design with TA Grading script	_____	_____/01