Lab 5 Evaluation Sheet

| Section: | | |
|---|-------------|-------|
| Student Name: | | |
| Mg: | | |
| | | |
| | | |
| Lab Exercises | TA Initials | Score |
| Initial CPU block diagram (your lab will not be accepted if it does not contain a diagram), | | |
| including pipeline registers and control signals | | /02 |
| Modular design | | /01 |
| VHDL code for top level, control unit stage registers and priorty mux | | /03 |
| Pre-synthesis Tests | | |
| -test.ldst1.asm | | /01 |
| -test.ldst2.asm | | /01 |
| Text file with list of hazard cases and stalls that can be encountered in the pipeline. (includes structural, data, | | /01 |
| and branch hazards.) | | /01 |
| Grading of submitted CPU design with TA Grading script | | /01 |