

Vineeth Raghav Gururajan

Stuttgart, Germany · +49 155 65548480 · vineeth.raghav.g@gmail.com · Indian national

PROFILE

M.Sc. Electrical Engineering student · Modeling & Simulation (MATLAB, PSpice) · Systems Integration & Validation · Power Electronics

- 1 year of industry experience in circuit design, PCB layout and prototype validation, with Python and C test automation
- Coursework in power electronics, battery modeling and power systems; built simulation models with statistical parameter sampling in a battery project
- Available as a working student up to 20 h/week, flexible start; based in Stuttgart

EXPERIENCE

Electronic Design Intern – FocalSystech Pvt. Ltd., Chennai, India 07/2024 – 07/2025

- **Component evaluation & selection:** Evaluated and selected electronic components against technical requirements for embedded systems, working from schematics and datasheets
- **Circuit & PCB design:** Designed and validated electronic circuits; created PCB layouts in Altium and supported prototype fabrication, bring-up and validation of the assembled boards
- **System integration:** Defined electrical and hardware–software interfaces between sensors, actuators and microcontrollers (CAN, I2C, SPI, UART) for reliable operation in IoT devices
- **Test automation:** Automated testing and performance analysis in embedded C and Python, reducing manual test effort

EDUCATION

M.Sc. Electrical Engineering – University of Stuttgart 10/2025 – expected 2027

- Intelligent Power Grids, Power Systems Engineering, Battery Modeling, Power Electronics, Control Systems

B.Tech. Electronics and Computer Engineering – SRM Institute of Science and Technology, Chennai · GPA 8.7/10 2021 – 2025

PROJECTS

Battery Cell Modeling – Team project, University of Stuttgart 2026

- Analysed cell-to-cell variance caused by electrical, thermal, aging and manufacturing tolerances by simulation; implemented and debugged statistical parameter sampling in the model. Directly relevant to battery pack and battery management design

64-bit RoBA Multiplier with MAC Unit – B.Tech. final-year project, Verilog 2025

- Replaced the Kogge–Stone adder with an area- and power-efficient Han–Carlson adder; synthesised and validated the design for improved speed, power and area. An optimisation exercise: same function, lower cost and complexity

SKILLS

Modeling & Simulation	MATLAB, circuit simulation (PSpice), battery cell modeling, statistical parameter sampling and tolerance analysis in simulation
Systems Engineering	Requirements-based design and validation, interface definition between sensors, actuators and controllers, system integration, debugging
Power & E-Mobility	Power electronics, battery modeling, control systems, sensors and actuators
Software & Tools	MATLAB, Python, C/C++, Verilog; PCB design (Altium); microcontrollers (ARM, ESP32, Arduino)
Integration & Test	CAN, I2C, SPI, UART, system integration, test automation, debugging

LANGUAGES & OTHER

English: fluent · **German:** A2, preparing for the telc B1 exam

Certificates: PSpice Fundamentals (TVS India), Certificate of Training (Livewire Ltd.) · **Volunteering:** STEM workshops for underprivileged students; post-cyclone relief in Chennai