
VINEETH RAGHAV GURURAJAN

Date of Birth: 27/05/2004 Nationality: Indian

Phone: (+49) 155 65548480
Email: vineeth.raghav.g@gmail.com
Location: Stuttgart, Germany



ABOUT ME

I am an Electrical Engineering student from India, now doing my Master's in Stuttgart (Electrical Power Systems) after a B.Tech. in Chennai. Batteries are part of my studies: I built a battery cell model and analysed its variance statistically. I work carefully, document my results and like evaluating data with Python and MATLAB. My English is C1 and my German is A2 (preparing for B1). I am looking for a working student role in LV on-board batteries, 20 hours per week.

EXPERIENCE

07/2024 – 10/2024 **Electronic Design Intern, FocalSystech Pvt. Ltd., Chennai**

- Automated testing and performance analysis in Python and embedded C, reducing manual test effort.
- Designed and validated circuits for embedded systems; evaluated components against technical requirements.
- Defined interfaces between sensors, actuators and microcontrollers (CAN, I2C, SPI, UART); created PCB layouts in Altium and supported prototype bring-up.

EDUCATION

10/2025 – 09/2027 (expected) **M.Sc. Electrical Engineering, University of Stuttgart**
Specialisation Electrical Power Systems

08/2021 – 05/2025 **B.Tech. Electronics and Computer Engineering, SRM Institute of Science and Technology, Chennai**
A or better in IT Infrastructure Management, Cryptography and Network Security, Embedded Hardware and Operating Systems, Hardware Interfacing and Networking, Database Management Systems.

RESULTS

11/2025 – 03/2026 **Battery Cell Modeling, University of Stuttgart**

- Quantified cell-to-cell variance from electrical, thermal, aging and manufacturing tolerances with statistical parameter sampling.
- Debugged the simulation model and documented results with the team.

11/2024 **Duplicate Question Detection, team of 4**

- 88.3% accuracy (SVM) and 80.02% (Random Forest), above the 75–81% of the published approaches reviewed.

12/2024 – 01/2025 **64-bit RoBA Multiplier with MAC Unit, final-year project (A+)**

- Designed in Verilog and synthesised in Xilinx ISE, critical path 0.575 ns.

SKILLS

Battery and energy: battery modeling, power electronics, power systems, CAN, I2C, SPI, UART

Simulation, test and evaluation: Python, MATLAB, PSpice, data evaluation, technical documentation; learning goals: software-in-the-loop, test-bench and climate-chamber testing, Simulink

LANGUAGES

English: C1 (IELTS Academic 7.5, October 2024) **German:** A2, preparing for telc B1