



UNIVERSIDADE FEDERAL DE RORAIMA

Programação em VHDL

Prof. Herbert Oliveira Rocha




UNIVERSIDADE FEDERAL DE RORAIMA

Programação em VHDL


Baseado nas aulas do Prof. Dr. Mauricio Figueiredo and
Prof. Dr. Raimundo Barreto - UFAM

Prof. Herbert Oliveira Rocha


Quartus



Quartus



Components and Port Maps



Components and Port Maps

Conexão entre componentes já existentes

Criação de um componente a partir de uma **entity**


Entity

```
entity INV is  
  port (A: in STD_LOGIC;  
        F: out STD_LOGIC);  
end INV;
```

Component

```
component INV  
  port (A: in STD_LOGIC;  
        F: out STD_LOGIC);  
end component;
```

Components and Port Maps



Components and Port Maps

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity MUX2 is
    port (SEL, A, B: in STD_LOGIC;
          F : out STD_LOGIC);
end;

architecture STRUCTURE of MUX2 is

    component INV
        port (A: in STD_LOGIC;
              F: out STD_LOGIC);
    end component;
```


As declarações de dois componentes (para INV e AOI) aparecem na parte declarativa da arquitetura (que é um termo técnico VHDL que significa que as declarações de componente são codificadas antes do início).

Components and Port Maps

```
component AOI
  port (A, B, C, D: in STD_LOGIC;
        F : out STD_LOGIC);
end component;

signal SELB: STD_LOGIC;

begin
  G1: INV port map (SEL, SELB);
  G2: AOI port map (SEL, A, SELB, B, F);
end;
```




Components and Port Maps

Port Maps


- As portas em uma declaração de componente normalmente deve coincidir com as portas na declaração da entidade um-para-um.
- A declaração de componente define os nomes, a ordem, o modo e os tipos de portas para ser usado quando o componente é instanciado no corpo arquitetura.
- Instanciando um componente implica fazer uma cópia local da entidade correspondente no projeto - um componente é declarado uma vez dentro de qualquer arquitetura, mas pode ser instanciado qualquer número de vezes.

Praticando!!!




Praticando!!!

Components and Port Maps



XOR usando componentes



Exemplo 1

Multiplexador 2x1

```
ENTITY Multiplex2x1 IS
    PORT (
        A, B, S      : IN  BIT;
        Saida        : OUT BIT
    );
END Multiplex2x1;


ARCHITECTURE Mux2x1 OF Multiplex2x1 IS
BEGIN

    Saida <= (A AND S) OR (B AND NOT(S));

END Mux2x1;
```


Exemplo 1

Multiplexador 4x1



Exemplo 1

Multiplexador 4x1 – RTL Viewer




State Machine

Maquina de Estados em VHDL

Destinam-se a ser portátil, de fácil compreensão, limpo, e dar resultados consistentes com praticamente qualquer ferramenta de síntese.

header_type_sm
outputs: state only




```

header_type_sm:
  PROCESS (clk_50, reset_n, a5_or_c3, byte_assembled, byte_cnt_ps,
header_type_ps, header_type_ns)
  BEGIN
    --clocked part
    IF (reset_n = '0') THEN
      header_type_ps <= waiting;
    ELSIF (clk_50'EVENT AND clk_50 = '1') THEN
      header_type_ps <= header_type_ns;
    END IF;

    --combinatorial part
    CASE header_type_ps IS
      WHEN waiting =>
        IF (byte_assembled = '1') AND (byte_cnt_ps = header) AND
(a5_or_c3 = '1') THEN
          header_type_ns <= temp_pkt;
        ELSE
          header_type_ns <= waiting;
        END IF ;
      WHEN temp_pkt =>
        IF (byte_assembled = '1') AND (byte_cnt_ps = byte4) THEN
          header_type_ns <= waiting;
        ELSE
          header_type_ns <= temp_pkt;
        END IF ;
    END CASE;
  END PROCESS header_type_sm;

```



Praticando

