



Centre of Excellence in VLSI

SERIAL PERIPHERAL INTERFACE(SPI) PROJECT REPORT

COURSE OFFERED BY MAVEN SILICON

DATE OF SUBMISSION: 29TH JUNE 2023

NAME: VINYAS A SHETTY

REGISTRATION NUMBER: 20BEC0780

E-MAIL ID: vinyasshetty.a2020@vitstudent.ac.in

Personal E-mail ID: shettyvinyas1@gmail.com


CONTENTS TO BE INCLUDED:

The project report should contain Protocol information and Outputs (Waveforms).

Don't include and paste any codes

- 1. Top module block diagram Overall functionality
- 2.Sub-blocks block diagram Functionality
- 3. Output waveforms

Output waveforms should contain Top module output and sub-blocks output waveforms




SPI FULL BLOCK ARCHITECTURE

Serial peripheral interface (SPI) is a synchronous interface that willing to allow several SPI microcontrollers or SPI-type peripherals to be connected with each other. Serial peripheral interfaces (SPI) are widely used to provide economical board level interfaces between different devices such as microcontrollers, Digital to Analog Converter's, Analog to Digital Converter's and other.


SPI is a protocol on four signal lines

- 1. A clock signal (SCLK) sent from the bus master to all slaves; all the SPI signals are synchronous to this clock signal
- 2. A slave select signal (SSn) for each slave, used to select the slave the master communicates with
- 3. A data line from the master to the slaves, named Master Out-Slave In (MOSI)
- 4. A data line from the slaves to the master, named Master In-Slave Out (MISO).



(a) shows an SPI master connected to a single slave (point-to-point topology).

(b) shows an SPI master connected to multiple slaves




Four communication modes are available (MODE 0, 1, 2, 3) that define

- ▶ the SCLK edge on which the MOSI line toggles
- ▶ the SCLK edge on which the master samples the MISO line
- the SCLK signal steady level (that is, the clock level, high or low, when the clock is not active)


TOP MODULE BLOCK:

Consists of Wishbone master, SPI Core and SPI Serial Slave.....



Pins (Output Top SPI)	Function
MOSI	This pin is used to transmit data out of the SPI module when it is configured as a Slave and receive data when it is configured as Master
SCKS	This pin is used to output the clock with respect to which the SPI transfer data or receive clock in case of Slave
RDAT [7:0]	Start data transmission (e.g.: start =1)
SS	This pin is used to output the select signal from the SPI module to another peripheral with which a data transfer is to take place when its configured as a Master and its used as an input to receive signal when the SPI is configured as Slave

Pins (Input Top SPI)	Function			
CLOCK	The clock input defines the bit-rate of the serial communication (16MHz max frequency)			
RESET	Resets the SPI state machine to the idle state			
START	Start data transmission (e.g.: start =1)			
MISO	This pin is used to transmit data out of the SPI module when it is configured as a Master and receive data when it is configured as Slave			
Tdat [7:0]	Data transmitted by the APB			
Data [7:0]	Master input data			



Wishbone Interface:

The Wishbone Master is a module that initiates and controls transactions on the Wishbone bus. It generates the necessary control signals and manages the timing and synchronization of data transfer between the master and the other modules connected to the bus. In the case of SPI, the Wishbone Master is responsible for controlling the SPI communication process and interacting with the other components involved.

Port	Width	Direction	Description	
wb_clk_i	1	Input	Master clock input	
wb_rst_i	1	Input	Asynchronous active low reset	
wb_int_o	1	Output	Interrupt signal request	
wb_cyc_i	vb_cyc_i 1		Valid bus cycle	
wb_stb_i	1	Input	Strobe/core select	
wb_adr_i	32	Input	Address bit	
wb_we_i	1	Input	Write enable	
wb_dat_i	32	Input	Data input	
wb_dat_o	32	Output	Data output	
wb_ack_o	1	Output	Normal bus termination	
wb_stall_o	1	Output	Stall communication	

SPI MASTER CORE:

The SPI Master Core is the central controller of the SPI system. It manages the overall SPI communication process, coordinating data transfer between the master and slave devices. The SPI Master Core interacts with the Clock Generator, Shift Register, and other control logic to facilitate efficient and reliable communication.

The SPI Master Core generates the necessary control signals to control the data transfer. It manages the selection of slave devices using the Slave Select (SS) lines. By activating the appropriate SS line, the SPI Master Core communicates with a specific slave device while keeping other slave devices inactive.

The core controls the timing of the data transfer by generating the clock signal (SCLK) and determining the data sampling and shifting points. It ensures that data is transmitted and received correctly, handling any necessary handshaking protocols or error detection mechanisms.

Additionally, the SPI Master Core may include configuration registers to set parameters such as clock polarity, clock phase, data order (MSB or LSB first), and other SPI-specific settings. These registers allow customization of the SPI communication protocol to meet the requirements of different slave devices.

The role of the top-level module is to get the basic structure of high-speed reusable SPI bus sub-components to work smoothly. Therefore, the top-level of the SPI module controls normal operation of clock generator module and serial data transmission module

The SPI master core uses the register


Name	Address	Width	Access	Description
Rx0	0x00	32	R	Data receive register 0
Rx1	0x04	32	R	Data receive register 1
Rx2	0x08	32	R	Data receive register 2
Rx3	0x0C	32	R	Data receive register 3
Tx0	0x00	32	R/W	Data transmit register 0
Tx1	0x04	32	R/W	Data transmit register 1
Tx2	0x08	32	R/W	Data transmit register 2
Tx3	0x0C	32	R/W	Data transmit register 3
CTRL	0x10	32	R/W	Control and status register
DIVIDER	0x14	32	R/W	Clock divider register
SS	0x18	32	R/W	Slave select register

- 1. **TxX Register:** Holds the transmitted data during the SPI transfer. The number of registers used depends on the character length specified in the CTRL register.
- 2. **ASS Register:** Determines the behavior of the slave select (SS) signal. If set, the SS signal is generated automatically by the SPI controller. If cleared, the SS signals are controlled by writing and clearing bits in the SS register.
- 3. **DIVIDER Register:** Divides the system clock frequency to generate the serial clock (s clk) for SPI communication.
- 4. **SS Register:** Controls the activation state of the slave select lines. When ASS is cleared, writing 0x1 to a bit location activates the corresponding SS line.
- 5. **IE Register:** Enables the interrupt output to be set active once after a transfer is finished. The interrupt signal is cleared after a read or write operation to any register.
- 6. **LSB Register:** Determines the bit transmission and reception order. When set, the least significant bit is sent/received first.
- 7. Tx_NEG and Rx_NEG Registers: Determine the timing of the MOSI and MISO signals relative to the serial clock edge.
- 8. **GO_BSY Register:** Starts the transfer when set to 0x1 and remains set during the transfer. It is automatically cleared after the transfer is finished.
- 9. **CHAR_LEN Register:** Specifies the number of bits to be transmitted in one transfer, allowing up to 64 bits.

SPI SLAVE:

- 1. Role of the SPI Slave: The SPI Slave is a peripheral device that communicates with an SPI Master. It receives commands and data from the master and responds accordingly. The slave device can be a sensor, memory chip, display, or any other device that needs to communicate with the master using the SPI protocol.
- 2. Connection to the SPI Bus: The SPI Slave is connected to the SPI bus, which consists of four lines: Master Out Slave In (MOSI), Master In Slave Out (MISO), Serial Clock (SCLK), and Slave Select (SS). The MOSI line is used by the master to send data to the slave, while the MISO line is used by the slave to send data to the master. The SCLK line provides the clock signal for synchronized communication, and the SS line is used to select the specific slave device with which the master wants to communicate.
- 3. Data Transfer: The SPI Slave receives data from the SPI Master through the MISO line and sends data back to the master through the MOSI line. The data is transferred in a serial fashion, one bit at a time, synchronized with the clock signal. The order of data transmission can be either Most Significant Bit (MSB) first or Least Significant Bit (LSB) first, depending on the configuration.
- 4. Slave Select (SS): The Slave Select (SS) line is used by the master to select the specific slave device it wants to communicate with. Each slave device on the bus typically has its own SS line, allowing the master to individually address and communicate with multiple slaves. When the SS line corresponding to a particular slave is asserted by the master (pulled low), that slave is activated and ready to receive commands and data. The other slave devices remain inactive during this time.
- 5. Communication Protocol: The SPI Slave follows a communication protocol defined by the SPI standard. The specific details of the protocol, such as clock polarity, clock phase, and data order (MSB or LSB first), should be configured to match the requirements of the SPI Master. The SPI Slave interprets the commands and data received from the master according to the protocol specifications and performs the requested operations or returns the requested information.
- 6. Interrupts and Handshaking: Some SPI Slaves support interrupt capabilities to signal the master about specific events or data availability. The slave can raise an interrupt line to inform the master about data readiness or any other conditions that require attention. Additionally, handshaking protocols like flow control signals (e.g., Ready, Acknowledge) can be implemented to ensure proper synchronization and data integrity during communication.

SUB-BLOCK MODULE:




SPI CORE consists of CLOCK
GENERATOR and SHIFT REGISTER
which form the Sub-block of the SPI

CLOCK GENERATOR:

The clk_gen is responsible for the generation of the clock signal from the external system clock wb_clk_i, in accordance with different frequency factor of the clock register and produce the output signal s_clk_o. Since there is no response mechanism for Serial Peripheral Interface, in order to ensure the reliability of timing, the clk_gen module can generate reliable serial clock transmission with odd or even frequency division in the register. Clock divider is essential part of digital ASIC and FPGA design, the idea here is to produce frequency relevant to the communication system. Even frequency division is achieved in order to save resources. The core generates the s_clk_o by dividing the wb_clk_i; Arbitrary clock output frequency is achieved by changing the value of the divider. The clock signal generated by the Clock Generator is distributed to both the SPI Master and Slave devices. The SPI Master uses the clock signal to determine the rate at which it sends data on the MOSI line and samples data on the MISO line. The SPI Slave uses the clock signal to synchronize its data transmission on the MISO line and data reception on the MOSI line. The Clock Generator may also synchronise its clock signal with other system clocks in a bigger system to maintain overall system synchronisation and guarantee accurate timing of SPI communication with other components

The expression of sclk_o and wb_clk_i is as follows






BLOCK DIAGRAM OF CLK_GENERATOR


SHIFT REGISTER:

Serial data transfer module forms the data transfer core module. It is responsible for converting input parallel data into serial output data to transmit at MOSI and convert input MISO serial data into parallel out. The Receive and Transmit register share same flip-flops. It means that what data is received from the input data line in one data transfer will be transmitted on the output line in the next transfer if no write access to the transmit register was performed between the transfers. The advantage of this is it uses fewer hardware resources, therefore, lesser power consumption. SPI Master core in host side acts as a slave device to receive input data, and at the same time as the master device transmits output data



BLOCK DIAGRAM OF SHIFT REGISTER


The transmissions involve two shift register of a pre-configured word size are present one each at master and slave ends. Both the shift registers act as a ring buffer . While shifting out the data usually the least significant bit from the master is sent to the most significant bit position of the slave receive register, and at the same time, the least significant bit of the slave goes to the vacant least significant bit. Both master and slave register acting in a left shift register fashion and the register values are exchanged with respect to SCLK . If more data needs to be exchanged, then the shift registers are loaded with new data, the and the process is repeated. Finally, after the data values are transmitted then master stops toggling the SCLK and it deselects the slave.



OUTPUT WAVEFORMS: CLOCK GENERATOR::-SUB-BLOCK OF SPI CORE tayout Simulate ▼ ColumnLayout AllColumns **4** - **4** - **4** - **4** dk_gen_tb dk_gen_tb dk_gen_tb dk_gen_tb dk_gen_tb spi_dgen dk_gen_tb dk_gen_tb #INITIAL#50 #INITIAL#60 #vsim_capacity# VINYAS A SHETTY 20BEC0780 Cursor 1 138 ps Project × sim × SHIFT REGISTER::-SUB-BLOCK OF SPI CORE Comp nile Simulate Add Wave Tools Layout Bookmarks Window Help tayout Simulate \$ - • > Search: □ ColumnLayout AllColumns im Sim - Default :::::: ± ₫ X Im Wave - Default Instance | spi_shiftreg_tb | delay | spi_st | spi_st | spi_st | initialize | begin_comm | DUT1 | #INITIAL#50 - #INITIAL#61 #ALWAYS#81 #ALWAYS#90 #INITIAL#101 #INITIAL#121 #vsim_capacity# VINYAS A SHETTY 20BEC0780 Now 460 ps Cursor 1 I I Project × sim × + Wave × SPI_shiftreg_tb.v × **4**|> ModelSim - INTEL FPGA STARTER EDITION 10.5b <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>C</u>ompile <u>S</u>imulate A<u>d</u>d W<u>a</u>ve <u>To</u>ols Layo<u>u</u>t Boo<u>k</u>marks <u>W</u>indow <u>H</u>elp | ※※ 🔊 ※ | 💁 🛊 ♦ ♦ | 註 🔞 210 pp 🕏 監 監 逐 😩 🖺 🖺 🕭 | 《 鄭 🌣 🎉 🖺 | 🕟 💁 🖺 💵 | 🗗 ы 🖟 上 上 王 王 🛊 💸 🛊 📩 - 🌺 💼 🛮 Layout Simulate —∭ delay —∭ spi_rst #INITIAL#101 #vsim capacity# Yo... Yo... Yo... Y00001111 Yo... Yo... Yo... Y00000000 Y00001000 Yo... Yo... Yo... Y00000111 Yo... Yo... Y00000000 Yo... Yo... Y00001110 4 Project × SPI_shiftreg_tb.v ×

TOP MODULE::

- WISHBONE MASTER +
- CLOCK GENERATOR +
- SHIFT REGISTER +
- SLAVE



All the verilog files compiled together for the final verification using final testbench

WAVEFORM:

MASTER

