



---

# Lecture 3 – Microarchitecture-Basics

---

**(ECE M116C- CS M151B) Computer Architecture Systems**

**Nader Sehatbakhsh**

**Department of Electrical and Computer Engineering**

**University of California, Los Angeles**

| Instruction | Syntax                         | Description                      | Execution  |
|-------------|--------------------------------|----------------------------------|--|
| LUI         | <b>lui</b> rd, luiConstant     | Load Upper Immediate             | reg[rd] <= luiConstant « 12                                  |
| JAL         | <b>jal</b> rd, label           | Jump and Link                    | reg[rd] <= pc + 4<br>pc <= label                             |
| JALR        | <b>jalr</b> rd, offset(rs1)    | Jump and Link Register           | reg[rd] <= pc + 4<br>pc <= {(reg[rs1] + offset)[31:1], 1'b0} |
| BEQ         | <b>beq</b> rs1, rs2, label     | Branch if =                      | pc <= (reg[rs1] == reg[rs2]) ? label: pc + 4                 |
| BNE         | <b>bne</b> rs1, rs2, label     | Branch if ≠                      | pc <= (reg[rs1] != reg[rs2]) ? label: pc + 4                 |
| BLT         | <b>blt</b> rs1, rs2, label     | Branch if < (Signed)             | pc <= (reg[rs1] < <sub>s</sub> reg[rs2]) ? label: pc + 4     |
| BGE         | <b>bge</b> rs1, rs2, label     | Branch if ≥ (Signed)             | pc <= (reg[rs1] >= <sub>s</sub> reg[rs2]) ? label: pc + 4    |
| BLTU        | <b>bltu</b> rs1, rs2, label    | Branch if < (Unsigned)           | pc <= (reg[rs1] < <sub>u</sub> reg[rs2]) ? label: pc + 4     |
| BGEU        | <b>bgeu</b> rs1, rs2, label    | Branch if ≥ (Unsigned)           | pc <= (reg[rs1] >= <sub>u</sub> reg[rs2]) ? label: pc + 4    |
| LB          | <b>lb</b> rd, offset(rs1)      | Load Byte                        | reg[rd] <= signExtend(mem[addr])                             |
| LH          | <b>lh</b> rd, offset(rs1)      | Load Half Word                   | reg[rd] <= signExtend(mem[addr + 1: addr])                   |
| LW          | <b>lw</b> rd, offset(rs1)      | Load Word                        | reg[rd] <= mem[addr + 3: addr]                               |
| LBU         | <b>lbu</b> rd, offset(rs1)     | Load Byte (Unsigned)             | reg[rd] <= zeroExtend(mem[addr])                             |
| LHU         | <b>lhu</b> rd, offset(rs1)     | Load Half Word (Unsigned)        | reg[rd] <= zeroExtend(mem[addr + 1: addr])                   |
| SB          | <b>sb</b> rs2, offset(rs1)     | Store Byte                       | mem[addr] <= reg[rs2][7:0]                                   |
| SH          | <b>sh</b> rs2, offset(rs1)     | Store Half Word                  | mem[addr + 1: addr] <= reg[rs2][15:0]                        |
| SW          | <b>sw</b> rs2, offset(rs1)     | Store Word                       | mem[addr + 3: addr] <= reg[rs2]                              |
| ADDI        | <b>addi</b> rd, rs1, constant  | Add Immediate                    | reg[rd] <= reg[rs1] + constant                               |
| SLTI        | <b>slti</b> rd, rs1, constant  | Compare < Immediate (Signed)     | reg[rd] <= (reg[rs1] < <sub>s</sub> constant) ? 1 : 0        |
| SLTIU       | <b>sltiu</b> rd, rs1, constant | Compare < Immediate (Unsigned)   | reg[rd] <= (reg[rs1] < <sub>u</sub> constant) ? 1 : 0        |
| XORI        | <b>xori</b> rd, rs1, constant  | Xor Immediate                    | reg[rd] <= reg[rs1] ^ constant                               |
| ORI         | <b>ori</b> rd, rs1, constant   | Or Immediate                     | reg[rd] <= reg[rs1]   constant                               |
| ANDI        | <b>andi</b> rd, rs1, constant  | And Immediate                    | reg[rd] <= reg[rs1] & constant                               |
| SLLI        | <b>slli</b> rd, rs1, shamt     | Shift Left Logical Immediate     | reg[rd] <= reg[rs1] « shamt                                  |
| SRLI        | <b>srli</b> rd, rs1, shamt     | Shift Right Logical Immediate    | reg[rd] <= reg[rs1] » <sub>u</sub> shamt                     |
| SRAI        | <b>srai</b> rd, rs1, shamt     | Shift Right Arithmetic Immediate | reg[rd] <= reg[rs1] » <sub>s</sub> shamt                     |
| ADD         | <b>add</b> rd, rs1, rs2        | Add                              | reg[rd] <= reg[rs1] + reg[rs2]                               |
| SUB         | <b>sub</b> rd, rs1, rs2        | Subtract                         | reg[rd] <= reg[rs1] - reg[rs2]                               |
| SLL         | <b>sll</b> rd, rs1, rs2        | Shift Left Logical               | reg[rd] <= reg[rs1] « reg[rs2][4:0]                          |
| SLT         | <b>slt</b> rd, rs1, rs2        | Compare < (Signed)               | reg[rd] <= (reg[rs1] < <sub>s</sub> reg[rs2]) ? 1 : 0        |
| SLTU        | <b>sltu</b> rd, rs1, rs2       | Compare < (Unsigned)             | reg[rd] <= (reg[rs1] < <sub>u</sub> reg[rs2]) ? 1 : 0        |
| XOR         | <b>xor</b> rd, rs1, rs2        | Xor                              | reg[rd] <= reg[rs1] ^ reg[rs2]                               |
| SRL         | <b>srl</b> rd, rs1, rs2        | Shift Right Logical              | reg[rd] <= reg[rs1] » <sub>u</sub> reg[rs2][4:0]             |
| SRA         | <b>sra</b> rd, rs1, rs2        | Shift Right Arithmetic           | reg[rd] <= reg[rs1] » <sub>s</sub> reg[rs2][4:0]             |
| OR          | <b>or</b> rd, rs1, rs2         | Or                               | reg[rd] <= reg[rs1]   reg[rs2]                               |
| AND         | <b>and</b> rd, rs1, rs2        | And                              | reg[rd] <= reg[rs1] & reg[rs2]                               |

# We have our assembly code, now what?



# How does hardware understand these instructions?

- Machine don't understand assembly, so computers use a specific tool called *assembler* to generate machine code (ones and zeroes).
- To generate the machine code, the assembler uses a table.

# How does hardware understand these instructions?

- To generate the machine code, the assembler uses a table.

|         |     |     |     |    |         |     |
|---------|-----|-----|-----|----|---------|-----|
| 0000000 | rs2 | rs1 | 110 | rd | 0110011 | OR  |
| 0000000 | rs2 | rs1 | 111 | rd | 0110011 | AND |

# From Assembly to Machine Code

| 31                    | 25 | 24  | 20 | 19  | 15 | 14     | 12 | 11          | 7 | 6      | 0 |        |
|-----------------------|----|-----|----|-----|----|--------|----|-------------|---|--------|---|--------|
| funct7                |    | rs2 |    | rs1 |    | funct3 |    | rd          |   | opcode |   | R-type |
| imm[11:0]             |    |     |    | rs1 |    | funct3 |    | rd          |   | opcode |   | I-type |
| imm[11:5]             |    | rs2 |    | rs1 |    | funct3 |    | imm[4:0]    |   | opcode |   | S-type |
| imm[12 10:5]          |    | rs2 |    | rs1 |    | funct3 |    | imm[4:1 11] |   | opcode |   | B-type |
| imm[31:12]            |    |     |    |     |    |        |    | rd          |   | opcode |   | U-type |
| imm[20 10:1 11 19:12] |    |     |    |     |    |        |    | rd          |   | opcode |   | J-type |



# RV32I Base Instruction Set (MIT 6.004 subset)

|                       |       |     |     |             |         |
|-----------------------|-------|-----|-----|-------------|---------|
| imm[31:12]            |       |     |     | rd          | 0110111 |
| imm[20:10:1 11 19:12] |       |     |     | rd          | 1101111 |
| imm[11:0]             |       | rs1 | 000 | rd          | 1100111 |
| imm[12:10:5]          | rs2   | rs1 | 000 | imm[4:1 11] | 1100011 |
| imm[12:10:5]          | rs2   | rs1 | 001 | imm[4:1 11] | 1100011 |
| imm[12:10:5]          | rs2   | rs1 | 100 | imm[4:1 11] | 1100011 |
| imm[12:10:5]          | rs2   | rs1 | 101 | imm[4:1 11] | 1100011 |
| imm[12:10:5]          | rs2   | rs1 | 110 | imm[4:1 11] | 1100011 |
| imm[12:10:5]          | rs2   | rs1 | 111 | imm[4:1 11] | 1100011 |
| imm[11:0]             |       | rs1 | 010 | rd          | 0000011 |
| imm[11:5]             | rs2   | rs1 | 010 | imm[4:0]    | 0100011 |
| imm[11:0]             |       | rs1 | 000 | rd          | 0010011 |
| imm[11:0]             |       | rs1 | 010 | rd          | 0010011 |
| imm[11:0]             |       | rs1 | 011 | rd          | 0010011 |
| imm[11:0]             |       | rs1 | 100 | rd          | 0010011 |
| imm[11:0]             |       | rs1 | 110 | rd          | 0010011 |
| imm[11:0]             |       | rs1 | 111 | rd          | 0010011 |
| 0000000               | shamt | rs1 | 001 | rd          | 0010011 |
| 0000000               | shamt | rs1 | 101 | rd          | 0010011 |
| 0100000               | shamt | rs1 | 101 | rd          | 0010011 |
| 0000000               | rs2   | rs1 | 000 | rd          | 0110011 |
| 0100000               | rs2   | rs1 | 000 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 001 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 010 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 011 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 100 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 101 | rd          | 0110011 |
| 0100000               | rs2   | rs1 | 101 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 110 | rd          | 0110011 |
| 0000000               | rs2   | rs1 | 111 | rd          | 0110011 |

LUI  
 JAL  
 JALR  
 BEQ  
 BNE  
 BLT  
 BGE  
 BLTU  
 BGEU  
 LW  
 SW  
 ADDI  
 SLTI  
 SLTIU  
 XORI  
 ORI  
 ANDI  
 SLLI  
 SRLI  
 SRAI  
 ADD  
 SUB  
 SLL  
 SLT  
 SLTU  
 XOR  
 SRL  
 SRA  
 OR  
 AND

|                       |    |     |    |     |    |        |    |             |   |        |   |        |
|-----------------------|----|-----|----|-----|----|--------|----|-------------|---|--------|---|--------|
| 31                    | 25 | 24  | 20 | 19  | 15 | 14     | 12 | 11          | 7 | 6      | 0 |        |
| funct7                |    | rs2 |    | rs1 |    | funct3 |    | rd          |   | opcode |   | R-type |
| imm[11:0]             |    |     |    | rs1 |    | funct3 |    | rd          |   | opcode |   | I-type |
| imm[11:5]             |    | rs2 |    | rs1 |    | funct3 |    | imm[4:0]    |   | opcode |   | S-type |
| imm[12 10:5]          |    | rs2 |    | rs1 |    | funct3 |    | imm[4:1 11] |   | opcode |   | B-type |
| imm[31:12]            |    |     |    |     |    |        |    | rd          |   | opcode |   | U-type |
| imm[20 10:1 11 19:12] |    |     |    |     |    |        |    | rd          |   | opcode |   | J-type |

# Immediates

- Different instructions use different size for the immediate

|                       |    |     |    |     |    |        |    |             |   |        |   |        |
|-----------------------|----|-----|----|-----|----|--------|----|-------------|---|--------|---|--------|
| 31                    | 25 | 24  | 20 | 19  | 15 | 14     | 12 | 11          | 7 | 6      | 0 |        |
| funct7                |    | rs2 |    | rs1 |    | funct3 |    | rd          |   | opcode |   | R-type |
| imm[11:0]             |    |     |    | rs1 |    | funct3 |    | rd          |   | opcode |   | I-type |
| imm[11:5]             |    | rs2 |    | rs1 |    | funct3 |    | imm[4:0]    |   | opcode |   | S-type |
| imm[12 10:5]          |    | rs2 |    | rs1 |    | funct3 |    | imm[4:1 11] |   | opcode |   | B-type |
| imm[31:12]            |    |     |    |     |    |        |    | rd          |   | opcode |   | U-type |
| imm[20 10:1 11 19:12] |    |     |    |     |    |        |    | rd          |   | opcode |   | J-type |



# Funct3 and Funct7

- To preserve modularity

|                       |    |     |    |     |    |        |    |             |   |        |   |        |
|-----------------------|----|-----|----|-----|----|--------|----|-------------|---|--------|---|--------|
| 31                    | 25 | 24  | 20 | 19  | 15 | 14     | 12 | 11          | 7 | 6      | 0 |        |
| funct7                |    | rs2 |    | rs1 |    | funct3 |    | rd          |   | opcode |   | R-type |
| imm[11:0]             |    |     |    | rs1 |    | funct3 |    | rd          |   | opcode |   | I-type |
| imm[11:5]             |    | rs2 |    | rs1 |    | funct3 |    | imm[4:0]    |   | opcode |   | S-type |
| imm[12 10:5]          |    | rs2 |    | rs1 |    | funct3 |    | imm[4:1 11] |   | opcode |   | B-type |
| imm[31:12]            |    |     |    |     |    |        |    | rd          |   | opcode |   | U-type |
| imm[20 10:1 11 19:12] |    |     |    |     |    |        |    | rd          |   | opcode |   | J-type |

# How to build an ISA?

- Transition from HLL to assembly
- No discussion (yet) on how
  - a. to generate machine code?
  - b. to upload this to hardware?
  - c. does hardware run this?

# How to execute these codes?


- Store-Program computers!

# Store-Program Computers

- To run programs on the processor, we store programs on the memory (same as data).
- Processor reads one instruction, updates some states and/or some memory contents, then reads the next instruction, ...
- This model called Store-Program (or von-Neuman model).  
(there are other alternatives too!)

# Executing Instruction on HW

(von Neuman model)



# How to build an ISA?

- Transition from HLL to assembly
- No discussion (yet) on how
  - a. to generate machine code?
  - b. to upload this to hardware?
  - c. does hardware run this?



# How to implement a given ISA?

# Microarchitecture

- Hardware implementation of ISA is called *microarchitecture*.


# Microarchitecture

- Hardware implementation of ISA is called *microarchitecture*.
- A given ISA (e.g., RISC-V) can be implemented in many different ways (i.e., **same** ISA, **different** microarchitecture).
- The goal is to build an *efficient* computer.
  - Fast (high performance) and power-efficient.


# What strategy to use?

# State-Machine View

# State-Machine View







\*Images were taken from Hennessy Patterson Book [1].

## Datapath + Controller

# Lifecycle of an instruction



# Lifecycle of an instruction

I- Instruction is read (fetch) from the (instruction) memory

# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.

# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - Arithmetic (which type?), data movement, control-flow.

# Lifecycle of an instruction


- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - Arithmetic (which type?), data movement, control-flow
- 4- Results should be stored
  - RegFile or memory?




# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - Arithmetic (which type?), data movement, control-flow.
- 4- Results should be stored
  - RegFile or memory?
- 5- PC should be updated
  - Sequential, jump, or branch?

# Instruction Fetch



# Instruction Fetch



# Umm, how reading from memory (sequential logic) was working?




# Logic Design Detour

- Basics
  - Combinational element
    - Operate on data
    - Output is a function of input
  - State (sequential) elements
    - Store information

# Sequential Logic


- **Register**: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value (could be multiple bits).
  - (Positive) *Edge-triggered*: update when *Clk* changes from 0 to 1.





# Sequential Logic


- Register with *write enable*
  - Only updates on clock edge when write control input is 1 (called active high write enable).
  - Used when only sometimes we are allowed to write.



W=? L = ?

# Sequential Logic

- Memory – array of *registers*\*



# Sequential Logic


- Memory – array of *registers*\*

– *How to choose one line?*

# Sequential Logic

- Memory – array of *registers*\*


– *How to choose one line?*



# Sequential Logic


- Memory – array of *registers*\*

– How to choose one line? **Multiplexer!**



# Reading a Memory Line

- read/write enable
- more lines



# Memory Technology

- Are all memory cells registers, SRAM, DRAM, etc.?  
*(why?)*

# Different Storage (Memory) Elements

- Latches and Flip-Flops (aka Registers)
  - Very fast, parallel access.
  - Very expensive (one bit costs *tens* of transistors).



# Different Storage (Memory) Elements

- Latches and Flip-Flops (aka Registers)
  - Very fast, parallel access.
  - Very expensive (one bit costs **tens** of transistors).
- Static RAM (SRAM)
  - Relatively fast, only one data word at a time.
  - Expensive (one bit costs **6+** transistors).
- Dynamic RAM (DRAM)
  - Slower, one data word at a time, reading *destroys* content (refresh), needs special process for manufacturing.
  - Cheap (one bit costs only **one** transistor plus one capacitor).

# Different Storage (Memory) Elements

- Latches and Flip-Flops (aka Registers)
  - Very fast, parallel access.
  - Very expensive (one bit costs **tens** of transistors).
- Static RAM (SRAM)
  - Relatively fast, only one data word at a time.
  - Expensive (one bit costs **6+** transistors).
- Dynamic RAM (DRAM)
  - Slower, one data word at a time, reading *destroys* content (refresh), needs special process for manufacturing.
  - Cheap (one bit costs only **one** transistor plus one capacitor).
- DISK (*flash memory, hard disk*)
  - Much slower, access takes a long time, **non-volatile**.
  - Very cheap.

# Which storage element to use?

- **Trend** (Register to DRAM to Disk):
  - From *smaller* and *faster* → *bigger* and *slower*
  - From *more expensive* and *power hungry* → *cheaper* and *power efficient*

# Which storage element to use?

- **Trend** (Register to DRAM to Disk):

- From *smaller* and *faster* → *bigger* and *slower*
- From *more expensive* and *power hungry* → *cheaper* and *power efficient*

→ **IDEA: Memory Hierarchy**

- Store data in *different layers*. Use *smaller* and *faster* elements ***closer*** to the processor to store ***frequently-used*** data. Use *slower* but *bigger* elements to store *rarely-used* permanent data.


# Which storage element to use?

- Trend (Register to DRAM to Disk):

- From *smaller* and *faster* → *bigger* and *slower*
- From *more expensive* and *power hungry* → *cheaper* and *less power hungry*

→ We will talk more about this soon!

- Store data in *different layers*. Use *smaller* and *faster* elements ***closer*** to the processor to store ***frequently-used*** data. Use *slower* but *bigger* elements to store *rarely-used* permanent data.



\*Images were taken from Hennessy Patterson Book [1].

## Datapath + Controller

# Participation

- Link: <https://gavel-for-nader.web.app/lo>  
or Scan the QR code.

- Use this password:



# Summary



**Samueli**  
School of Engineering

*ECE-MI16C/CS-MI51B - Fall 23*  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>



# End of Presentation



**Samueli**  
School of Engineering

*ECE-MI16C/CS-MI51B - Fall 23*  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Acknowledgement

- This course is partly inspired by the following courses created by my colleagues:
  - CS152, Krste Asanovic (UCB)
  - 18-447, James C. Hoe (CMU)
  - CSE141, Steven Swanson (UCSD)
  - CIS 501, Joe Devietti (Upenn)
  - CS4290, Tom Conte (Georgia Tech)
  - 252-0028-00L, Onur Mutlu (ETH)