



---

# Lecture 4 – Microarchitecture-Design

---

**(ECE M116C- CS M151B) Computer Architecture Systems**

**Nader Sehatbakhsh**

**Department of Electrical and Computer Engineering**

**University of California, Los Angeles**

HWI



## RV32I Base Instruction Set (MIT 6.004 subset)

imm[31:12]			rd	0110111
imm[20 10:1 11 19:12]			rd	1101111
imm[11:0]	rs1	000	rd	1100111
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]
imm[11:0]	rs1	010	rd	0000011
imm[11:5]	rs2	rs1	010	imm[4:0]
imm[11:0]	rs1	000	rd	0010011
imm[11:0]	rs1	010	rd	0010011
imm[11:0]	rs1	011	rd	0010011
imm[11:0]	rs1	100	rd	0010011
imm[11:0]	rs1	110	rd	0010011
imm[11:0]	rs1	111	rd	0010011
0000000	shamt	rs1	001	rd
0000000	shamt	rs1	101	rd
0100000	shamt	rs1	101	rd
0000000	rs2	rs1	000	rd
0100000	rs2	rs1	000	rd
0000000	rs2	rs1	001	rd
0000000	rs2	rs1	010	rd
0000000	rs2	rs1	011	rd
0000000	rs2	rs1	100	rd
0000000	rs2	rs1	101	rd
0100000	rs2	rs1	101	rd
0000000	rs2	rs1	110	rd
0000000	rs2	rs1	111	rd


LUI  
JAL  
JALR  
BEQ  
BNE  
BLT  
BGE  
BLTU  
BGEU  
LW  
SW  
ADDI  
SLTI  
SLTIU  
XORI  
ORI  
ANDI  
SLLI  
SRLI  
SRAI  
ADD  
SUB  
SLL  
SLT  
SLTU  
XOR  
SRL  
SRA  
OR  
AND

31	25	24	20	19	15	14	12	11	7	6	0
funct7	rs2	rs1	funct3	rd	opcode						
imm[11:0]		rs1	funct3	rd	opcode						
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode						
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode						
			imm[31:12]		rd	opcode					
			imm[20 10:1 11 19:12]		rd	opcode					


R-type  
I-type  
S-type  
B-type  
U-type  
J-type

# Executing Instruction on HW

(von Neuman model)



## Datapath + Controller



\*Images were taken from Hennessy Patterson Book [1].

# Lifecycle of an instruction



**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Lifecycle of an instruction

I - Instruction is read (fetch) from the (instruction) memory



# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - o RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.



# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - o RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - o Arithmetic (which type?), data movement, control-flow.



**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - o RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - o Arithmetic (which type?), data movement, control-flow
- 4- Results should be stored
  - o RegFile or memory?




# Lifecycle of an instruction


- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - Arithmetic (which type?), data movement, control-flow.
- 4- Results should be stored
  - RegFile or memory?
- 5- PC should be updated
  - Sequential, jump, or branch?




# Instruction Fetch




# Instruction Fetch



# Instruction Fetch




# Instruction Fetch



We may not need ***all*** bits of  
PC for the address.

Memories are large, so we  
need to use SRAM/DRAM

# Instruction Fetch



We may not need **all** bits of  
PC for the address.

Byte vs. word (why PC+4?)

# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - o RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - o Arithmetic (which type?), data movement, control-flow
- 4- Results should be stored
  - o RegFile or memory?
- 5- PC should be updated
  - o Sequential, jump, or branch?



# Lifecycle of an instruction

1- Instruction is read (fetch) from the (instruction) memory

2- Operands should be loaded

- RegFile, (data) Memory, Imm.
  - Need register number/ address for each operand.

Three types of operands.

3- Operation should be executed

- Arithmetic (which type?), data movement, control-flow

4- Results should be stored

- RegFile or memory?

5- PC should be updated

- Sequential, jump, or branch?




**Samueli**



School of Engineering

# Loading Operands

## Immediate



R-type  
I-type  
S-type  
B-type  
U-type  
J-type




Immediate values are already stored/embed in the instruction.

# Loading Operands

## Register


This is called Register File.



# Loading Operands

## Register


31	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type
	imm[11:0]			rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]		rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
	imm[31:12]							rd		opcode		U-type
	imm[20 10:1 11 19:12]							rd		opcode		J-type



# Loading Operands

## Register


31	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type
	imm[11:0]			rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]		rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
	imm[31:12]							rd		opcode		U-type
	imm[20 10:1 11 19:12]							rd		opcode		J-type



# Loading Operands


## Register

31	25	24	20	19	15	14	12	11	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type
	imm[11:0]			rs1		funct3		rd		opcode		I-type
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]		rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
		imm[31:12]						rd		opcode		U-type
		imm[20 10:1 11 19:12]						rd		opcode		J-type



# Connecting IMEM and RegFile


32-bit instruction is broken down into chunks and connected to different parts of the datapath.



# Loading Operands

## Memory

- **Address**
  - Different addressing modes
- **Read or Write (Load/Store)**
  - Need to write data for store (e.g., *rd*)



★ For now, let's assume that data and instruction memories are **separate**.

# Loading Operands

## *Imm, Reg, or Memory?*

- Depending on which one(s) are needed, we can load them.



# Loading Operands

## *Imm, Reg, or Memory?*

- Depending on which one(s) are needed, we can load them.
- but, *how could we know which instruction is this?*



# Loading Operands

## *Imm, Reg, or Memory?*

- Depending on which one(s) are needed, we can load them.
- but, *how could we know which instruction is this?*  
→ We need a **controller!**



# Datapath and Controller


- Every CPU microarchitecture consists of *two* parts:
  - **Datapath**: a collection of *functional* units that process the data and create the data-flow.
  - **Controller**: a unit that directs the operation/activities on the datapath (e.g., which operands to load).



**Samueli**

School of Engineering


# Von-Neumann Model



# Loading Operands

## Controller

- Controller *decides* which one to use or what to do.




These are coming from the controller



# Controller

*Directing the operations for each Instruction*



# How to build a controller?



# How to build a controller?

– *Use finite state machines!*



**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Fine-State Machine (FSM)

- A *mathematical* model of computation.
- At each point, the system *can be only at one* of the several, but ***finite***, states.
- FSM shows all the states and how they transit to each other.
- FSM also includes finite number of inputs and outputs.




**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# State Machine Diagram



# FSM/Controller for a Processor

- A giant FSM with many states!



**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# FSM/Controller for a Processor

- A giant FSM with many states!
- Lifecycle of each instruction in the controller:
  - *Initial State*: reading the instruction and decoding it.
  - *Next State*: each instruction has its own state.
  - *Future State*: depending on the instruction, there could be several states (e.g., reading registers, loading memory, arithmetic operations, etc.).

# FSM/Controller for a Processor

- A giant FSM with many states!
  - Lifecycle of each instruction in the controller:
    - *Initial State*: reading the instruction and decoding it.
    - *Next State*: each instruction has its own state.
    - *Future State*: depending on the instruction, there could be several states (e.g., reading registers, loading memory, arithmetic operations, etc.).
- Once all the activities are done, the controller should go back to the *initial state*, and **repeat** this process for the next instruction.

# Single-Cycle Design

- Once all the activities are done, the controller should go back to the *initial state*, and **repeat** this process for the next instruction.

*We call this single-cycle design!*




**Samueli**

School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# FSM Full View

- Ignore the names and values for now!



# Ok, where were we?



**Samueli**  
School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Lifecycle of an instruction

- 1- Instruction is read (fetch) from the (instruction) memory
- 2- Operands should be loaded
  - RegFile, (data) Memory, Imm.
    - Need register number/ address for each operand.
- 3- Operation should be executed
  - Arithmetic (which type?), data movement, control-flow
- 4- Results should be stored
  - RegFile or memory?
- 5- PC should be updated
  - Sequential, jump, or branch?



# Lifecycle of an instruction

1- Instruction is read (fetch) from the (instruction) memory

2- Operands should be loaded

- RegFile, (data) Memory, Imm.
  - Need register number/ address for each operand.

Three types of operands.

3- Operation should be executed

- Arithmetic (which type?), data movement, control-flow

4- Results should be stored

- RegFile or memory?

5- PC should be updated

- Sequential, jump, or branch?




**Samueli**

School of Engineering

# Controller

*Directing the operations for each Instruction*



# Building a Simple CPU

- RISC-V ISA, 32-bit
- Handful of instructions – total of 10
  - add, sub, and, or
  - lw, sw
  - beq
- Immediate or register operands
  - addi, andi, ori



# Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI

imm[11:0]	rs1	010	rd	0000011	LW	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

# Instructions

## *opcode, funct3, funct7*

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI

imm[11:0]	rs1	010	rd	0000011	LW	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

# Instructions

## *rs1, rs2, rd*

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI

imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

# Instructions

## *imm*


0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI


imm[11:0]	rs1	010	rd	0000011	LW	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

# Datapath




# Datapath



# Datapath

## *Creating nextPC*




PC gets its new value at the positive edge of the clock.




# Datapath

## Register File




# Inst Mem, NextPC, RegFile




# Datapath

## ALU




Pay attention to the blue (control signals) too!

# RegFile to ALU




# RegFile to ALU




RISC-V opcode bit 6 happens to be 0 for data transfer instructions and 1 for conditional branches, and RISC-V opcode bit 5 happens to be 0 for load instructions and 1 for store instructions. Thus, bits 5 and 6 can control a 3:1 multiplexor inside the immediate generation logic that selects the appropriate 12-bit field for load, store, and conditional branch instructions.

# RegFile to ALU




# Datapath

## *Adding Memory*




# Datapath

## *Putting all together*




# Datapath

## Imm Gen.




# Datapath

## ALUSrc.




# Datapath

## MemtoReg.




# Datapath

## *Storing Data*




# Branch Instruction




# Branch Instruction

## Target Addr.




# Branch Instruction


## *Branch Cond.*



# Datapath - Combined



# Datapath - Combined



# Control Signals

- RegWrite
- ALUSrc
- ALUOp
- MemRead, MemWrite
- MemtoReg
- PCSrc



# Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

imm[11:0]	rs1	000	rd	0010011	ADDI
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0]	rs1	111	rd	0010011	ANDI

imm[11:0]	rs1	010	rd	0000011	LW	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
--------------	-----	-----	-----	-------------	---------	-----

# How to create an FSM?

- Everything should be first assigned to zero.
- Based on the instruction (opcode), and current state, some control signals should be changed.

Active low vs. Active high!



# How to create an FSM?

- We need to first find out which instruction is this.
  - We use **opcode** for that.
  - Think about it as a big switch case.
  - Some opcodes (e.g., R-type instructions), have multiple candidates. We need to use **funct3** and **funct7** to further decode the instruction.
- Once we know the instruction, we issue proper control signals (based on the list).




# Control Signals

- RegWrite
- ALUSrc
- ALUOp
- MemRead, MemWrite
- MemtoReg
- PCSrc



# Datapath + Controller



\*Images were taken from Hennessy Patterson Book [1].

# Single-Cycle Design

Instruction	Opcode	RegWrite	AluSrc	Branch	MemRe	MemWr	MemtoReg	ALUOp
R-type	0110011							
I-type	0010011							
lw	0000011							
sw	0100011							
beq	1100011							

\*I-type in this table refers to all I-type instructions except load.



# Single-Cycle Design

Instruction	Opcode	RegWrite	AluSrc	Branch	MemRe	MemWr	MemtoReg	ALUOp
R-type	0110011	1	0	0	0	0	0	-
I-type	0010011	1	1	0	0	0	0	-
lw	0000011	1	1	0	1	0	1	-
sw	0100011	0	1	0	0	1	0	-
beq	1100011	0	0	1	0	0	0	-


\*I-type in this table refers to all I-type instructions except load.



# Single-Cycle Design


## **ALUOp**

Instr.	ALU function	ALU Op
lw	add	0010
sw	add	0010
beq	subtract	0110
R-type/ I-type	add	0010
	subtract	0110
	AND	0000
	OR	0001



**Zero:** sub rs1 – rs2






\*Images were taken from Hennessy Patterson Book [1].

Instruction opcode	ALUOp
ld	00
sd	00
beq	01
R-type	10


Funct7 field	Funct3 field	Desired ALU action	ALU control input
XXXXXX	XXX	add	0010
XXXXXX	XXX	add	0010
XXXXXX	XXX	subtract	0110
0000000	000	add	0010
0100000	000	subtract	0110
0000000	111	AND	0000
0000000	110	OR	0001

For subtract we already have 01 thus:  
 00 → add, 01 → subtract 10 → check rtype  
 (except add/sub) 11 → check i-type




# Dataflow

## *R-type*



# Dataflow

## LW



# Recap



**Samueli**  
School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Participation

- Link: <https://gavel-for-nader.web.app/lo>  
or Scan the QR code.
- Use this password: [REDACTED]



**Samueli**  
School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Summary



# End of Presentation



**Samueli**  
School of Engineering

ECE-M116C/CS-M151B - Fall 23  
Nader Sehatbakhsh <[nsehat@ee.ucla.edu](mailto:nsehat@ee.ucla.edu)>

# Acknowledgement

- This course is partly inspired by the following courses created by my colleagues:
  - CS152, Krste Asanovic (UCB)
  - 18-447, James C. Hoe (CMU)
  - CSE141, Steven Swanson (UCSD)
  - CIS 501, Joe Devietti (Upenn)
  - CS4290, Tom Conte (Georgia Tech)
  - 252-0028-00L, Onur Mutlu (ETH)

